

AD A 0 5 2 3 5 7

RADC-TR-78-22 Final Technical Report February 1978



ELECTRICAL CHARACTERIZATION OF LINEAR INTEGRATED CIRCUITS

J.S. Kulpinski, et al

General Electric Company



Approved for public release; distribution unlimited.

COPY AVAILABLE TO DOG DOES NOT PERMIT FULLY LEGIBLE PRODUCTION

ROME AIR DEVELOPMENT CENTER
Air Force Systems Command
Griffiss Air Force Base, New York 13441



This report contains copy which is not of the highest printing quality but because of economical consideration, it was determined in the best interest of the government that they be used in this publication.

This report has been reviewed by the RADC Information Office (OI) and is releasable to the National Technical Information Service (NTIS). At NTIS it will be releasable to the general public, including foreign nationals.

RADC-TR-78-22 has been reviewed and is approved for publication.

APPROVED:

Thomas of Dolocene

Project Engineer

APPROVED:

JOSEPH J. NARESKY

Chief, Reliability & Compatibility Division

FOR THE COMMANDER: John S. Kuss

JOHN P. HUSS

Acting Chief, Plans Office

If your address has changed or if you wish to be removed from the RADC mailing list, or if the addressee is no longer employed by your organization, please notify RADC (IRAD) Griffiss AFB NY 13441. This will assist us in maintaining a current mailing list.

Do not return this copy. Retain or destroy.

UNCLASSIFIED

SECURITY CLASSIFICATION OF THIS PAGE (When Date Entered)	STATE OF THE PARTY
(19) REPORT DOCUMENTATION PAGE	READ INSTRUCTIONS BEFORE COMPLETING FORM
1. REPORT NUMBER 2. GOVT ACCESSION NO	3. RECIPIENT'S CATALOG NUMBER
RADO-TR-78-22	To a their mi banking an a-
4. TITLE (and Substitute)	5. TYPE OF REPORT A DERIGO COVERED
ELECTRICAL CHARACTERIZATION OF LINEAR	Final Technical Report-
INTEGRATED CIRCUITS	I Jula 76 - 30 June 77.
	6. PERFORMING ONG. REPORT NUMBER
aterry / Yaple,	N/A
(AUTHOR() Richard / Paskowsky,	8. CONTRACT OR GRANT NUMBER(s)
J.S. Kulpinski, theodore / Simonsen (15	>
J.S. Kulpinski,	F3Ø6Ø2-76-C-Ø345/ ~~~
Her Beit TESTO	
9. PERFORMING ORGANIZATION NAME AND ADDRESS	10. PROGRAM ELEMENT, PROJECT, TASK
General Electric Company/Ordnance Systems	(16)23381
100 Plastics Avenue	P.E. 62702F
Pittsfield MA 01201	J.0. 23380106 (17) 41
11. CONTROLLING OFFICE NAME AND ADDRESS	12. REPORT DATE
Rome Air Development Center (RBRM) (11	Feb. 78
Griffiss AFB NY 13441	13. NOMBER OF PAGES
A CONTROL OF THE CONT	15. SECURITY CLASS, for mile report)
14. MONITORING AGENCY NAME & ADDRESS(If different from Controlling Office)	13. SECURITY CEASS. (OF THIS POPOR)
	INCLASSIBLED
Same	UNCLASSIFIED
	SCHEDULE N/A
16. DISTRIBUTION STATEMENT (of this Report)	
Approved for public release; distribution unlimit	ed.
	ed.
Approved for public release; distribution unlimit	
Approved for public release; distribution unlimit	
Approved for public release; distribution unlimit. 17. DISTRIBUTION STATEMENT (of the abstract entered in Block 20, if different fr	
Approved for public release; distribution unlimit 17. DISTRIBUTION STATEMENT (of the abstract entered in Block 20, if different fr Same 18. SUPPLEMENTARY NOTES	
Approved for public release; distribution unlimit 17. DISTRIBUTION STATEMENT (of the abstract entered in Block 20, if different fr	
Approved for public release; distribution unlimit 17. DISTRIBUTION STATEMENT (of the abstract entered in Block 20, if different fr Same 18. SUPPLEMENTARY NOTES	rom Report)
Approved for public release; distribution unlimit 17. DISTRIBUTION STATEMENT (of the abstract entered in Block 20, If different fr Same 18. SUPPLEMENTARY NOTES RADC Project Engineer: Thomas Dellecave (RBRM)	rom Report)
Approved for public release; distribution unlimit 17. DISTRIBUTION STATEMENT (of the abstract entered in Block 20, if different fr Same 18. SUPPLEMENTARY NOTES RADC Project Engineer: Thomas Dellecave (RBRM) 19. KEY WORDS (Continue on reverse side if necessary and identify by block number	rom Report)
Approved for public release; distribution unlimit 17. DISTRIBUTION STATEMENT (of the abstract entered in Block 20, if different fr Same 18. SUPPLEMENTARY NOTES RADC Project Engineer: Thomas Dellecave (RBRM) 19. KEY WORDS (Continue on reverse side if necessary and identity by block number Reliability Comparators	rom Report)
Approved for public release; distribution unlimit 17. DISTRIBUTION STATEMENT (of the abstract entered in Block 20, if different fr Same 18. SUPPLEMENTARY NOTES RADC Project Engineer: Thomas Dellecave (RBRM) 19. KEY WORDS (Continue on reverse side if necessary and identify by block number Reliability Comparators Linear Microcircuit Timers	rom Report)
Approved for public release; distribution unlimit 17. DISTRIBUTION STATEMENT (of the abstract entered in Block 20, if different fr Same 18. SUPPLEMENTARY NOTES RADC Project Engineer: Thomas Dellecave (RBRM) 19. KEY WORDS (Continue on reverse side if necessary and identify by block number Reliability Comparators Linear Microcircuit Timers Characterization Regulators Op Amps	rom Report)
Approved for public release; distribution unlimit 17. DISTRIBUTION STATEMENT (of the abstract entered in Block 20, if different fr Same 18. SUPPLEMENTARY NOTES RADC Project Engineer: Thomas Dellecave (RBRM) 19. KEY WORDS (Continue on reverse side if necessary and identify by block number Reliability Comparators Linear Microcircuit Timers Characterization Regulators Op Amps 20. ABSTRACT (Continue on reverse side if necessary and identify by block number.)	rom Report)
Approved for public release; distribution unlimit 17. DISTRIBUTION STATEMENT (of the abstract entered in Block 20, if different fr Same 18. SUPPLEMENTARY NOTES RADC Project Engineer: Thomas Dellecave (RBRM) 19. KEY WORDS (Continue on reverse side if necessary and identify by block number Reliability Comparators Linear Microcircuit Timers Characterization Regulators Op Amps 20. ABSTRACT (Continue on reverse side if necessary and identify by block number This report covers the work performed by Gen	rom Report) r) neeral Electric Ordnance System
Approved for public release; distribution unlimit 17. DISTRIBUTION STATEMENT (of the abstract entered in Block 20, if different fr Same 18. SUPPLEMENTARY NOTES RADC Project Engineer: Thomas Dellecave (RBRM) 19. KEY WORDS (Continue on reverse side if necessary and identify by block number Reliability Comparators Linear Microcircuit Timers Characterization Regulators Op Amps 20. ABSTRACT (Continue on reverse side if necessary and identify by block number This report covers the work performed by Gen pertaining to the electrical characterization of	r) deral Electric Ordnance System linear integrated circuits.
Approved for public release; distribution unlimit 17. DISTRIBUTION STATEMENT (of the abstract entered in Block 20, if different fr Same 18. SUPPLEMENTARY NOTES RADC Project Engineer: Thomas Dellecave (RBRM) 19. KEY WORDS (Continue on reverse side if necessary and identify by block number Reliability Comparators Linear Microcircuit Timers Characterization Regulators Op Amps 20. ABSTRACT (Continue on reverse side if necessary and identify by block number This report covers the work performed by Gen pertaining to the electrical characterization of The period of report is July 1976 to June 1977.	r) deral Electric Ordnance System linear integrated circuits.
Approved for public release; distribution unlimit 17. DISTRIBUTION STATEMENT (of the abstract entered in Block 20, if different fr Same 18. SUPPLEMENTARY NOTES RADC Project Engineer: Thomas Dellecave (RBRM) 19. KEY WORDS (Continue on reverse side if necessary and identify by block number Reliability Comparators Linear Microcircuit Timers Characterization Regulators Op Amps 20. ABSTRACT (Continue on reverse side if necessary and identify by block number This report covers the work performed by Gen pertaining to the electrical characterization of	r) deral Electric Ordnance System linear integrated circuits.
Approved for public release; distribution unlimit 17. DISTRIBUTION STATEMENT (of the abstract entered in Block 20, if different for Same 18. SUPPLEMENTARY NOTES RADC Project Engineer: Thomas Dellecave (RBRM) 19. KEY WORDS (Continue on reverse side if necessary and identify by block number Reliability Comparators Linear Microcircuit Timers Characterization Regulators Op Amps 20. ABSTRACT (Continue on reverse side if necessary and identify by block number This report covers the work performed by Gen pertaining to the electrical characterization of The period of report is July 1976 to June 1977. three tasks;	r) deral Electric Ordnance System linear integrated circuits.
Approved for public release; distribution unlimit 17. DISTRIBUTION STATEMENT (of the ebstract entered in Block 20, if different for Same 18. SUPPLEMENTARY NOTES RADC Project Engineer: Thomas Dellecave (RBRM) 19. KEY WORDS (Continue on reverse side if necessary and identify by block number Reliability Comparators Linear Microcircuit Timers Characterization Regulators Op Amps 20. ABSTRACT (Continue on reverse side if necessary and identify by block number This report covers the work performed by Gen pertaining to the electrical characterization of The period of report is July 1976 to June 1977. three tasks; (1) New electrical characterization,	r) deral Electric Ordnance System linear integrated circuits. The effort was divided into
Approved for public release; distribution unlimit 17. DISTRIBUTION STATEMENT (of the abstract entered in Block 20, if different for Same 18. SUPPLEMENTARY NOTES RADC Project Engineer: Thomas Dellecave (RBRM) 19. KEY WORDS (Continue on reverse side if necessary and identify by block number Reliability Comparators Linear Microcircuit Timers Characterization Regulators Op Amps 20. ABSTRACT (Continue on reverse side if necessary and identify by block number This report covers the work performed by Gen pertaining to the electrical characterization of The period of report is July 1976 to June 1977. three tasks;	rom Report) or Report R

UNCLASSIFIED
SECURITY CLASSIFICATION OF THIS PAGE (When Data Entered)

SECURITY CLASSIFICATION OF THIS PAGE(When Date Entered)

New characterization was performed on five different quad op-amp device types having wide usage in military systems. A slash sheet emanated, once confidence was established in choice of electrical parameters, limits, test circuits and test grouping. Work was begun to characterize quad comparators. The 139 commercial device type was chosen for standardization because of its popularity. Parts were procured and preliminary analysis began. This effort will be completed on a follow-on contract.

Extensive evaluation and testing was necessary to resolve the problems that was prevalent on existing slash sheets. The slash sheets in question were /101 (Op-Amps), /102 (volt regulators) /103 (comparators), /10404 (line receivers) and /108 (transistor arrays). Users/manufacturers were contacted to isolate problems and parts were procured and tested. Data was analyzed and the slash sheets were revised where necessary to allow qualified sources to produce relevant parts.

Finally, problems were analyzed for existing slash sheets in much the same way that was applied to preliminary sheets. Lengthy comments submitted by manufacturers and/or users suggested the need for rewrite. After extensive review, /107 (fixed voltage regulators) and /109 (timers) were issued. Details of these efforts will be found in the body of the report.




PREFACE

This Final Report was prepared by General Electric Ordnance Systems, 100 Plastics Avenue, Pittsfield, Massachusetts, for Rome Air Development Center, Griffiss Air Force Base, New York, under contract F30602-76-C-0345. It covers the period July '76 - July '77. Mr. Thomas Dellecave, RBRM was the RADC Project Engineer.

The work on this project was performed by the Electronic Circuits Engineering Operation and Components Engineering Unit. Project responsibility was held by Mr. John Kulpinski of Circuit Design Engineering. Key individuals who made significant contributions to this report were Messrs. Theodore Simonsen, Richard Paskowsky, Donald Van Alstyne, Herbert Labb, and Jerry Yaple.

ACCESSION	
MT.S	White Section
000	Buff Section -
BRARHOUNC	EO 🗆
JUSTIFICATI	ON
BY	
BISTRIBUT	IIION/AVAILABILITY 900E3
	AVAIL ONLY SPENAL
BISTRIBUT	AVAIL COLOUR SPERIAL
BISTRIBUT	



LINEAR CHARACTERIZATION

List of Sections

SECT	ION	TITLE	PAGE NUMBER
I	Introduction		I-i
п	Approach to Electrica	l Characterization	II-i
	Nev	v Characterizations	
ш	Quad Operational Amp	olifiers	III-i
IV	Quad Comparators		IV-i
	Resolution of Pro	blems with Existing Slash Sheets	
v	MIL-M-38510/101	Operational Amplifiers	V-i
VI	MIL-M-38510/102	Voltage Regulators	VI-i
VII	MIL-M-38510/103	Voltage Comparators	VII-i
vm	MIL-M-38510/10404	Dual Differential Line Receivers	VIII-i
IX	MIL-M-38510/108	Transistor Arrays	IX-i
	Rewrites o	of Preliminary Slash Sheets	
x	MIL-M-38510/107	Voltage Regulators, Positive	X-i
VI	MIT M 29510/100	Dragisian Timers	VI :

Acronyms and Symbols

```
A
               Ampere
A/D
               Analog to Digital
AGED
               Advisory Group on Electron Devices
AIA
               Aerospace Industries Association
AVC
               Voltage gain, collector output
AVE
               Voltage gain, emitter output
Avs(+)
               Open loop voltage gain (single-ended.
                   0 \text{ to } +, 0 \text{ to } 5)
BW
               Bandwidth
CM
               Common mode
cm
               Centimeter
CMR
               Common mode rejection
CS
               Channel Separation
D/A
               Digital to Analog
dΒ
               Decibel
DCR
               Direct Current Resistance
DESC
               Defense Electronics Supply Center
DOD
               Department of Defense
DUT
               Device Under Test
EIA
               Electronic Industries Association
E
               Voltage
Eo
               Output voltage
               General Electric Company
GE
GEOS
               General Electric Company, Ordnance Systems
GND
               Ground
+ICC
               Positive supply current
-ICC
               Negative supply current
ICs
               Integrated Circuits
ICEX
               Output leakage current
               Input bias current, non-inverting input
+IIB
               Input bias current, inverting input
-IIB
               Input leakage current
III, II2
               Ground current
IG
               Input offset current
IIO
               Input offset current/temperature coefficient
T\\OII
               Raised input offset current (/103)
IIO(R)
               Output short circuit current (for positive output)
Output short circuit current (for negative output)
Ios(+)
Ios(-)
ISCD
               Standby current drain
               Load current (/107)
II.
JAN
               Joint Army Navy
JC-41
               JEDEC committee on Linear Integrated Circuits
               Joint Electron Devices Engineering Council
JEDEC
LSI
               Large Scale Integration
LTPD
               Lot Tolerance Percent Defectives
               Milliampere
mA
MPCAG
               Military Parts Control Advisory Group
mV
               Millivolt
               Broadband noise
Ni(BB)
```

Acronyms and Symbols (Continued)

```
Ni(PC)
                Popcorn noise
PD
                Quiescent power dissipation
pk
+PSRR
                Power Supply Rejection Ratio, positive supply
QPL
                Qualified Product List
q/kT
                Charge/(Boltzman's constant) (Temperature, OK)
                    q/kT = 25 \text{ mV at } 25^{\circ}\text{C}
RADC
                Rome Air Development Center
SR(+)
                Slew rate (max \triangle V_0/\bigwedge t), positive
TA
                Ambient temperature
TC
                Temperature coefficient
                Response time - low-to-high level - collector
tRLHC
tRHLC
                Response time - high-to-low level - collector
                    output
TR(t_r)
               Transient response, rise time
TR(OS)
               Transient response, overshoot
t_s
                Settling time of step response to specified
                    accuracy.
LTL
               Transistor - transistor logic
               Transistor - transistor logic
VIC
                Input common mode voltage for /10304
                     V_{IC} = -\left[\frac{(+V_{CC}) + (-V_{CC})}{2}\right] + V_{IN}
v_{IN}
                Input voltage
VIO
                Input offset voltage
                Raised input offset voltage (/103)
Vio(R)
VIO^{\dot{}}ADJ(+)
               Adjustment for input offset voltage
ΔVIO/ΔT
                Input offset voltage temperature coefficient
               Output Voltage, Low Level
VOH
               Output Voltage, High Level
               Output voltage swing (peak)
Output voltage swing (peak-to-peak)
VOP
VOPP
VO(STB)
               Collector output voltage (strobed)
AVTH/AVCL
               Change in threshold voltage due to change in
                    control voltage (timer).
               Single-ended input impedance (non-inverting input)
Zisl
Zis2
                Single-ended input impedance (inverting input)
               Degrees centigrade
               Micro
11
               Microfarad
uF
               Microvolt
uV
               Microsecond
               Delta
```

EVALUATION

The objective of this effort was to characterize specific linear integrated circuits having wide usage in military systems. Electrical test procedures had to be developed and evaluated along with detailed test and burn-in requirements for inclusion in MIL-M-38510 slash sheets. The effort was successful. A new quad op amp slash sheet (/110), containing five device types, has been issued. These device types cover system range of applications from low bias to high speed. Nearly 90% of all military requirements for quad op amps in electronic systems could be achieved by one or more of the listed device types. Because of this specification, system managers who in the past experienced long procurement delays and high specification and material costs, will now be able to procure quad op amps quicker, with higher reliability and less cost.

When the program began, many problems associated with existing slash sheets were prevalent limiting the number of sources for each device type. Therefore, much time was devoted to analyzing and recommending specification corrective action. General Electric has done an excellent job in resolving the differences and revising the slash sheets without sacrificing part reliability. Revisions to the op amp (/101E), and comparator (/103B) specifications and an amendment to the line driver/receiver (/104) specification have been issued. Complete rewrites of the positive voltage regulator (/107) and precision timer (/109) specifications were also accomplished.

To aid General Electric in their characterization of quad comparators (LM139 types), a new approach has been taken. Advanced Micro Devices has agreed to test, using their test tapes, recent sampled device types from as many manufacturers that are interested in the MIL-M-38510 program. The test data, even though lacking in completeness, serves as a good reference. That data is compared to GE test data to ascertain if there are tester dissimilarities or anomalies that may lead to false parameter behavior. A follow-on effort will complete the quad comparator characterization and a slash sheet will be issued.

Thomas of Sollecans

THOMAS L. DELLECAVE Solid State Applications Section Reliability Branch

SECTION I

INTRODUCTION

Table of Contents

		Page
1.1	Objectives	I-1
1.2	Background	I - 2
1.3	General Philosophy for Test Parameters	I - 2
1.4	General Philosophy for Parameter Limits	I- 3
1.5	Scope of Applied Effort	I - 5

SECTION I INTRODUCTION

1.1 Objectives

The specific objectives of this study are:

- To electrically characterize specific linear microcircuit devices for inclusion in MIL-M-38510, "General Specification for Microcircuits"
- To develop test procedures based upon accepted techniques that are compatible with automatic linear testers, which yield consistent results and are least influenced by tester parasitics
- To generate detailed life-test and burn-in circuits and requirements, which will stress the devices beyond that required for most applications, but which will be consistent with the rated capacity of the device
- To prepare detailed MIL-M-38510 slash sheets which will incorporate the results of the above efforts into standard format for final issuance

The development of 38510 specifications is ultimately based upon these general objectives:

- STANDARDIZATION of devices, packages, tests, to optimize system logistics and to achieve least cost for parts of known quality and reliability
- RELIABILITY to maintain device/system performance with stress and age in severe environments
- INTERCHANGEABILITY to achieve repeatable uniform device performance despite lot variations, device redesigns, and multiple sourcing
- QUALITY to assure that military standards are maintained for a population of devices. There is qualification for generic capability, lot acceptance tests for lot-related parameters, and 100% screening for major and critical parameters; also, there is manufacturer and line certification, process documentation and control, and government surveillance.

The underlying objective of the 38510 program is lower life-cycle system cost. This is achieved by the above objectives in the following ways:

- Device obsolescence is minimized, and redesigns are therefore prevented.
- Documentation and procurement tasks are reduced; therefore, associated costs are reduced.
- Sales volume and multi-sourcing competition will reduce initial device costs. Higher reliability devices will reduce system maintenance costs.

1.2 Background

This effort began in July of 1976, and was completed in a one-year period. At the time that Ordnance Systems began the characterization effort, there was considerable controversy over the status and content of the existing linear slash sheets. The device manufacturers were outspoken about the ills of the specs and the alleged lack of government response to their needs. In order to determine the appropriate course of action, it was necessary to review the history of the spec developments. Each manufacturer was contacted by letter and by telephone and was requested to forward comments on the specs based upon present-time needs. The comments were then arranged in matrix format for study and assessment.

In September of 1976, the manufacturers reactivated the JEDEC JC-41 committee on linear IC's. Some of the manufacturers were very outspoken about the number of parameters required for test and the tight limits on test parameters. Other manufacturers, although similarly discontented, wanted to address specific problems that they were experiencing. Some of the sensitive issues were published in news reports (ELECTRONIC'S BUYERS NEWS, ELECTRONIC ENGINEERING TIMES) which did not put the issues in proper perspective. By the third JC-41 meeting, much of the philosophy concerning the specs was resolved, and the problems with the specific slash sheets were addressed. It took three additional meetings before the bulk of the work on the existing slash sheets was completed to the satisfaction of the government and the majority of the manufacturers.

1.3 General Philosophy for Test Parameters

Test parameters are generally derived from manufacturer's recommendations, from user design parameters, and from the reliability parameters required for quality assurance and conformance. An op amp, for example, has many parameters that require testing. "Front end" characteristics such as input bias currents, offset voltage and current, and temperature coefficients

are important to both reliability and design engineers. Further reliability assurance is achieved by screening and operating life "delta" measurements of selected critical parameters.

Other parameters, more significant to the designer, are common mode rejection, power supply rejection, output short-circuit current, output noise, output swing, supply current drain, openloop gain, slew rate and transient response.

Parameter limits are always a sensitive issue for the maker, since yield is so dependent upon the limits. If two parameters on a chip each have a yield of 80%, the overall yield is 64%. Put two of these chips in a dual package, and the yield drops to 41%; for quads, the net yield becomes 17%. Obviously, with a large number of parameters, yields could get very low even if no single parameter, by itself, has low yield. Since final electrical tests are performed after assembly, there is nothing to be salvaged on the fallout, and these devices (other than catastrophic failures) will most likely become the "38510 processed" or "JAN processed" devices, which in essence are not guaranteed to meet all limits of 38510.

When all is said and done, the selected non-superflous parameters (when successfully tested) will:

- assure higher reliability over a system life-cycle
- constrain the performance of the devices within stated limits
- provide the user with necessary design information.
- 1.4 General Philosophy for Parameter Limits

When a manufacturer originates a device design and wants to set parameter limits, he takes a careful look at data from pilot runs, adds some room for production-lot variability, and somes up with a data sheet. Another manufacturer decides to produce "the same" part; however, he may first decide to improve upon one or two parameters that might give him a competitive edge. A third maker may enter the marketplace for that device with a design that also meets the original data sheet specs. But unless identical masks and processes are used (not feasible), the device performance cannot be equivalent in all respects. And what about the parameters that aren't on the original data sheet, or are shown only as "typical" characteristics?

Thus evolves the first constraint for the spec writer: limits that will permit acceptable yields for several sources taking into account manufacturer to manufacturer variability. On the other hand, there are advantages to tight limits. These show up at the user level. A parameter like offset voltage might be set atfive millivolts and find wide application. At four millivolts, it would include perhaps others. So tighter limits lead to wider useage, and fewer device types per system, which leads to easier procurements, less documentation, less system maintenance, and ultimately lower life-cycle cost. Needless to say, the designers' tasks are eased when there is less device variation to account for, and system performance will most likely benefit. The added benefit of consistent device performance minimizes the chance of system problems due to device nonuniformity. Unfortunately, a major penalty accompanies tight limits, and that is device cost. If yields decrease, costs have to increase. Some users argue that tight device limits are not required for their system designs, and that the specs should not penalize the average user because of the needs of a few super users who require superior device characteristics.

In the midst of this controversy is the issue of reliability. Parameters and limits control the device performance, and contribute somewhat to achieving reliability. The other major factors which ensure high reliability are burn-in, quality conformance groups, process qualification and control, and life tests. For life tests. end point limits and deltas for critical reliability parameters are given. Usually, these tests require measurement of certain parameters (such as input offset voltage, input bias current) at room temperature before and after a 1000-hour life test at elevated temperature. The drift which occurs over this life test is given a delta limit, which is often a very small amount. Tester accuracy and repeatability of test measurements influence results and, therefore, mask the true drift somewhat.

For specifications that were already in existence (when GEOS began this study), user impact was a major concern. Changing parameters/limits on significant design parameters would make it necessary for a user to reassess all of his hardware designs in order to determine effects on equipments. Consequently, for devices which had qualified sources for procurement, changes to design parameters were avoided. A prime example of this is the 741 Op Amp, a very popular device for commercial and military equipments. Front-end changes requested by the manufacturers were not recommended since hardwarein the field might be adversely affected.

A summary of the philosophy which has evolved for setting realistic limits for new slash sheets is this:

- The industry data sheet and the JC-41 Committee recommendations are prime sources for limits. A general tightening of limits "until someone hollers" is no longer a philosophy (if it ever was).
- Limits recommended must be justified by sufficient manufacturer data, to be assessed by engineering judgment and supplemented by government-generated data.
- The choice of limits should be consistent with the device technology and with the capabilities of testers and test methods in common use.
- Unnecessarily loose limits, which may introduce nonuniformity or interchangeability problems, must be avoided.
- Unnecessarily tight limits, which permit only one source to become qualified, are not permitted.
- Temperature-dependent parameters will be specified withoutwo sets of limits; one set at 25°C, and another at -55°C and +125°C. The same philosophy holds true for common-mode-dependent parameters.
- Operating life delta limits will be consistent with device technology and test equipment resolution and repeatability.

1.5 Scope of Applied Effort

Three categories of work effort were performed on this contract:

- (1) Generation of new detail slash sheets (Quad Op Amps /110, and Quad Comparators /111).
- (2) Resolution of problems on existing detail slash sheets.
- (3) Rewrites/characterization of proposed detail slash sheets (Voltage Regulators /107, and Precision Timers /109).

SECTION II

APPROACH TO ELECTRICAL CHARACTERIZATION

Table of Contents

		Page
2.1	Introduction	II-1
2.2	Existing Slash Sheets	II-1
2.3	New Slash Sheets	II-1
2.4	Influence of Existing Specification on New Slash Sheets	II - 3
2.5	Coordination via JC-41 Committee	II - 3

SECTION II APPROACH TO ELECTRICAL CHARACTERIZATION

2.1 Introduction

The approaches to electrical characterization varied, depending upon whether or not the devices were previously characterized on an existing slash sheet. For slash sheet devices which had qualified sources, the impact of change upon the user was a major concern. For new slash sheets, and rewrites of proposed slash sheets, user impact was of less concern.

2.2 Existing Slash Sheets

For devices previously characterized and specified, the approach consists of the following:

- * Review history of the development of the original spec to the extent that existing documentation permits.
- * Review written comments from manufacturers and users, and solicit up-to-date comments from device manufacturers and the JC-41 Committee.
- * Summarize comments in matrix format for study and analysis.
- * Obtain device data.
- * Perform laboratory evaluation of sample quantities of devices.
- * Assess impact of change upon users.
- * Make recommendations for changes, if any.
- * Review changes with JC-41 Committee, manufacturers, users, and government.
- * Incorporate changes into a slash sheet revision or amendment.

2.3 New Slash Sheets

The general approach to new device characterization and generation of slash sheets consists of the following tasks:

2.3 New Slash Sheets - (Continued)

- Assess and select candidate device types, based upon documented user needs and manufacturer and government recommendations. One source of user information is the Military Parts Control Group at DESC. Others are the Gl2 Solid State EIA Device Committee and the Microelectronics Projects Group of the Electronic Systems Committee of AIA.
- Perform preliminary lab evaluation and analysis of sample quantities of the candidate devices to determine suitability for military applications. Typically this effort is performed using the Tektronix 577 Curve Tracer (with appropriate adapters) and using other standard laboratory instruments.
- Perform reliability assessment and analysis.
- Obtain proposed test circuits, parameters, test conditions and limits from the JC-41 Committee.
- Obtain test data from manufacturer's samples. Typically, 10 or more samples are solicited from each manufacturer via RADC, markings are removed, devices are serialized and identified, and then the group of devices is returned to one manufacturer who has agreed to test and record data using his standard factory automatic tester. Copies of the data are forwarded to all other manufacturers of the part.
- Evaluate test circuits; correct any deficiencies that are identified.
- Develop automatic test capability at GEOS. Typically, the Tektronix S3260 Test System is used. A test program and a device adapterare developed and proofed by correlating data between the automatic tester and a bench test method.
- Procure devices from distributors, for random selection.
- Perform tests and record data. A portion of the manufacturer-supplied devices is also tested to uncover device anomalies.
- Reduce data from all sources. Calculate mean, standard deviation, and minimum/maximum values. Plot histograms of the data.

2.3 New Slash Sheets - (Continued)

- Compare data with published industry data sheets.
 Make recommendations for limits.
- Review proposed limits with all concerned parties.
 Make final recommendations.
- Finalize burn-in circuits. Complete the specification.

2.4 Influence of Existing Specifications on New Slash Sheets

Existing specifications are considered an important source of information. However, many of the existing linear specs have been very troublesome to the manufacturers, and repetition of old problems must be avoided. For example, Quad Op Amps are a natural outgrowth of Op Amps. The parameters and test conditions that were developed for Op Amps (38510/101) are, for the most part, applicable to the Quad Op Amp spec (38510/110) with additional parameters required for channel separation.

Other specifications planned for characterization might be in a totally different generic class, and have no precedents. Examples of this are A/D and D/A converters. Even in this case. there are some precedents in many of the specifications previously developed for digital logic devices. Each generic class has its unique characteristics that have to be fully specified in the interests of achieving repeatability and interchangeability. Existing specs often can form a guideline or base to build upon.

2.5 Coordination via JC-41 Committee

The JC-41 Committee on Linear IC's is now an effective organization which has opened the way to organized communication with device manufacturers. Prior to the establishment of this committee, the spec writer had to communicate with manufacturers one at a time. There was little opportunity for candid communication among makers and spec writers. Often one maker did not know what the other was saying or how to request spec changes.

The JC-41 Committee meetings, supplemented by frequent task group meetings, allow for open discussion of problems, proposals for limits, parameters, test circuits, and new device candidates for future slash sheets. The meetings of the parent committee are attended by GEOS, RADC, DESC, and a few users, so that all concerned parties have a voice in decisions that are made. One possible disadvantage of voting ondecisions is that the high-quality maker may be undone by a majority vote. For this reason, GEOS and the government make the final decisions

2.5 Coordination via JC-41 Committee - (Continued)

after objectively assessing all of the comments and recommendations from the committee. The task groups also offer a convenient mechanism for alerting manufacturers to specific problems as they occur, and for requesting a "unified" course of action.

The existence of such a committee, so long as it is properly supported by all manufacturers, takes much of the communication burden off of the spec writer and allows him to spend his contract time more effectively on device characterization. We therefore strongly endorse the role of the JC-41 Committee in 38510 activities.

SECTION III

QUAD OPERATIONAL AMPLIFIERS

	Table of Contents	
		Page
3.1	Background and Introduction	III-1
3.2	Descriptions of Device Types	III-1
3.3	Characterization Effort	III-4
3.4	Tabulation of Electrical Characteristics	III-24
3.5	Oscillographs of Electrical Characteristics	III-24
3.6	Discussion	111-30
3.7	Conclusions	111-36
3.8	Recommendations for Future Effort	111-36

List of Figures

Figure	Title	Page
3-1 3-2 3-3-4 5-6 3-7 3-19 3-112 3-15 3-17 3-17 3-17 3-17 3-18 9-19 9-19 9-19 9-19 9-19 9-19 9-19 9	Device type 01 and 02 (LM148, LM149) Device type 03 (4156/4741) Device type 04 (4136) Device type 05 (LM124) Test circuit for static tests LM148 with burned-open conductor LM148 bias current, good and bad devices LM148 VIO, OV common mode, 25°C histogram LM148 VIO, low VCC, -55°C histogram Input offset voltage for different VCC's Input bias current for different VCC's Input bias current for different VCC's Common mode rejection Power supply rejection ratio Power supply current Open loop voltage gain Open loop voltage gain Offset voltage Gain characteristic Gain characteristic Common mode rejection Power supply rejection ratio Supply current versus voltage Offset voltage Gain characteristic Gain characteristic Gain characteristic	III-3 III-5 III-5 III-18 III-38 III-38 III-89 III-90 III-90 III-91 III-92 III-93 III-93 III-94 III-95 III-96 III-96 III-97
3-27 3-28	Gain characteristic Gain characteristic	III-97 III-98
3-27	Gain characteristic	III - 97
3-31 3-32	Gain characteristic Gain characteristic	III-99 III-100

List of Tables

Table	Title	Page
3-12 3-23 3-45 3-78 3-112 3-123 3-13-13 3-13-14 56 78 3-112 3-145 67 3-18 3-190 122 3-22 3-22 3-22 3-22 3-22 3-22 3-22	Quad op amp comparison chart Static test circuit conditions LM148 data sheet Statistical summary of VIO Electrical performance characteristics Summary of static test failures Data sheet directory Device type Ol data versus limits Device type Ol static tests at -55°C Device type Ol static tests at 25°C Device type Ol dynamic tests Device type Ol dynamic tests Device type O3 data versus limits Device type O3 static tests at 25°C Device type O3 data versus limits Device type O3 static tests at -55°C Device type O3 static tests at 25°C Device type O3 static tests at 25°C Device type O3 static tests at 25°C Device type O4 data versus limits Device type O4 data versus limits Device type O4 data versus limits Device type O4 static tests at -55°C Device type O4 static tests at 25°C	III-8 III-12 III-22 III-25 III-31 III-40 III-41 III-47 III-52 III-53 III-56 III-65 III-65 III-67 III-77 III-78 III-77 III-78 III-81 III-83 III-87
3-28	Curve tracer display directory	III-88

SECTION III QUAD OPERATIONAL AMPLIFIERS

3.1 Background and Introduction

As large scale integration (LSI) is becoming more commonplace in digital circuit mechanizations, increased circuit densities are coming to linear circuits. User need and vendor capability are instrumental in developing the quad operational amplifier. Because of pin out restrictions, the new quad op amp species do not have offset-voltage-adjust capability or external frequency compensation. Power is common for all four op amps in the package.

In the MIL-M-38510/110 specification for quad operational amplifiers, most of the parameters and test conditions are borrowed from the /101 specifications on single op amps. This also afforded a review of the /101 specification that otherwise would not have been necessary.

In choosing the device types to be specified in the document, a review of vendor spec sheets was conducted and the more promising devices were characterized. In selecting one device over other candidates, the status and market potential of the chosen device is enhanced. In order to be as impartial as possible, recommendations from the joint industry JC-41 Committee were solicited. The JC-41 Committee also provided recommendations on limits and test conditions.

3.2 Descriptions of Device Types

3.2.1 General Characteristics

All quad op amps possess certain common characteristics. The individual amplifiers are similar to single operational amplifiers, except that, because of pin out restrictions, external compensation and offset voltage adjustment are not available options. All have a differential input stage in order to provide high gain for differential signals and much lower gain for common-mode signals. These two inputs are called inverting (-) and non-inverting (+) for their polarity with respect to the output signal. Different techniques are used in the design of these front ends, depending on the electrical parameters to be enhanced. Low input offset voltage, low bias currents, high gain, high input impedance and high common mode rejection are the main desired input characteristics. A levelshifting stage which provides further gain couples the signal to the output. Internal frequency compensation is generally applied to the in-between, level-shifting stage. The output stage almost always is in the form of a complementary emitter follower to provide a single-ended, low-impedance, output signal.

Current limiting is generally incorporated in the output stage so that shorts to ground do not damage the op amp. Protection for shorts to either supply voltage also exists but can not be guaranteed over the full temperature range because the 175°C maximum junction temperature will be exceeded.

Since, from an application point of view, op amps are generally connected with external negative feedback to establish a precision gain, frequency compensation must be applied for stability reasons. Each gain stage of an op amp has an associated break frequency at which the gain rolls off from its DC value. An accompanying phase shift of 45° occurs at the break frequency. This increases to 90° at ten times the break frequency. If the sum of the stage phase shifts equals 180° before the loop gain magnitude has been rolled-off to unity or 0 db, the amplifier will oscillate. An internal frequency compensation capacitor connected across a gain stage provides a Miller effect capacitance to roll the gain off at 20 db/decade. In this way the gain is reduced before the stage phase shifts can render the system unstable.

3.2.2 Unique Device Characteristics

The following devices were chosen early in the characterization effort to be candidate types for the /llO specification. These selections were based on JC-41 recommendations, user anticipated need and enough difference in a major parameter to warrant another device type category.

3.2.2.1 Device type O1 (LM148)

This device is a general purpose op amp with characteristics similar to the /101-01 (741). NPN transistors are used in the input stage. This yields positive polarity input bias current. Its offset voltage specification is worse than its single counterpart (i.e., +6 mV versus +4 mV over the military temperature range, -55° C \leftarrow TA<125°C.) The only parameter where this quad op amp is better than its single counterpart is in supply current (i.e., 4.5 ma for 4 op amps versus 4.2 ma for one op amp at -55° C). Five picofarads of internal compensation capacitance gives the device a specified transient response rise time of one microsecond (maximum). A schematic of one op amp in the device is shown in figure 3-1.

3.2.2.2 Device type 02 (LM149)

The characteristics of this device are identical with type Ol except for frequency compensation. Instead of conventional unity gain compensation, this op amp is compensated for a minimum closed-loop gain of 5. Thus the bandwidth is extended by a factor of five.





Figure 3-1. Device type O1 and O2 (LM148, LM149)



3.2.2.3 Device type 03 (4156/4741)

Figure 3-2 shows device type 03. It has a PNP differential input and, consequently, negative polarity bias current. At the expense of power supply current, type 03 has a faster transient response and lower noise specs than type 01.

3.2.2.4 Device type 04 (4136)

Device type 04 is very similar to the type 03 except for its non-standard pin out. In general its specifications are more liberal than for the type 03. It is one of the oldest quad op amps and, consequently, has many vendors. By specifying this device in /110, existing user applications are better protected than they would be otherwise. This device is not recommended for new design. The schematic is shown in figure 3-3.

3.2.2.5 Device type 05 (LM124)

All the previously mentioned op amps require dual power supplies. Device type 05, on the other hand, is meant to operate from a single supply. Its main advantage is in low power and single power supply applications. The input stage is designed with PNP transistors thus permitting the common mode range to include ground. The output stage has a 50 uA pull-down current source so that it can swing to ground for light loads. Compared to the other quad op amps in the /110 family, the type 05 has the most liberal specifications since there is a decrease in performance characteristics when -VCC is at the same potential as ground. Where TTL interfacing is needed this device can be used with a pull-down resistor. Unlike a TTL output, the output of this device is much stronger on sourcing than sinking current. Device type 05 is shown in figure 3-4.

3.3 Characterization Effort

A characterization effort should be an in-depth study of candidate devices to determine parameters, limits, and unspecified characteristics and anomalies. This should be done on unscreened mil-temp devices so that the problems (if any) can be discovered. Finally, if serious deficiencies are discovered, the device should not be specified in a slash sheet. Even if the deficiencies are fully documented in a slash sheet, potential users are not likely to discover them until it is too late.




Figure 3-3. Device type 04 (4136)




Figure 3-4. Device type 05 (LM124)
III-5

3.3.1 Initial Characterization Devices

Device Type	Vendor
uA3503D MC3503 RM3503DC	Fairchild Motorola Raytheon
RM4136 uA4136DM RM4136	Raytheon Fairchild T.I.
LM124 LM124 LM124	National Raytheon Signetics
LM148	National

These devices were initially evaluated using a Tektronix 577 curve tracer. This instrument was adequate for looking at the variation of one parameter versus another on a small sample basis. Photographs of various parameter displays are shown in the data section. Since the 577 has a storage screen, several families of curves could be observed simultaneously.

3.3.2 Curve Tracer Observations

Same general observations resulting from a review of the oscillographs are as follows:

3.3.2.1

In some cases, offset voltage increases with reduced supply voltage.

3.3.2.2

Over the common mode voltage range, input bias current varies directly with a characteristic shape composed of resistive and constant-current elements.

3.3.2.3

Gain curves become increasingly non-linear with increased loading. Also the trace (as it is being generated) tends to have a hystersis effect such that the sweep in one direction does not coincide with that in the other direction unless the sweep rate is slowed down considerably.

3.3.2.4

The LM124, when used with dual supplies, has a significant deadband "spike" in its voltage gain characteristic.

3.3.2.5

The characteristic gain non-linearity of a device type is repetitive with like devices almost as a signature.

3.3.2.6

Quantative values for common mode rejection and power supply rejection can be calculated from points on the curves, but this method is very time consuming compared to automatic methods.

3.3.3 Tektronix S-3260 Automatic Testing

In order to accumulate sufficient data for characterization in a reasonable amount of time, automatic test methods would have to be employed. To this end, a test program was written for a Tektronix S-3260 tester. A special interface card was built. Before taking the data on the available devices at RADC, a survey was made of all known quad op amps and their parameters. This chart is shown in table 3-1. From this chart and recommendations of the JC-41 Committee, the following candidate devices were tentatively selected as /110 device types.

Device Type	Comm. Type	Description
01	LM148	Medium Power 741 Type Performance
02	LM149	Under Compensated (Medium Speed) Version of Ol
03 04	4741/4156 4136	Medium Speed, Low Noise Medium Speed. Low Noise (Alternate Pin Out)
05	LM124	Single Supply, Low Power

The S-3260 test fixture and the MIL-M-38510/110 static test circuit were developed simultaneously as shown in figure 3-5. How this test circuit and the S-3260 are configured for the various parameters is shown in table 3-2.

A typical data output sheet on a single device is shown in table 3-3. The time required to take these measurements over the temperature range and print out the results was under four minutes. The data was also logged into file so that a statistical analysis of the data could be performed. Table 3-4 shows a typical statistical summary of offset voltage V10 for a single condition of common mode voltage (-15V) and temperature (-55°C) on 14 LM148 quad op amps (56 op amps).

Table 3-1. Quad op amp comparison chart

VIO @ 250°C #**5 mV ***5 mV ***6 mV	Parancter	LM148	CM149	uA3503	RM3503A	uA4136
25°C	@ 25°c = -55/125°c		mV mV			
###325 nA	@ 25°C @ -55/125°C		nA nA	**50 nA **200 nA	**50 nA **200 nA	
25°C © N.L. #**3.6 mA	9 25°c @ -55/125°c		nA nA	**500 nA **1500 nA	**400 nA **1500 nA	**500 nA **1500 nA
B) @ 250C @ N.L. #**3.6 mA	+PSRR			150 uV/V	30 uV/V	150 uV/V
B) @ 250c @ N.L. #**3.6 mA	CMR		70 dB	70 dB	70 dB	70 dB
#**3.6 mA	N ₁ (BB)					n di Star
② 10 K @ +15V	@ 250C @ N	#**3.6 mA	**3.6 mA			
2 K 50 V/mV T/20 V/mV 25 V/mV 25 V/mV risetime) #**1 uS **250 nS *.3 uS overshoot) #**30% *20% *1.2 V/uS (slew rate) #.2 V/uS *8 V/uS *.6 V/uS *1.2 V/uS channel sep.) *120 dB *120 dB *120 dB *120 dB unity gain) *1 MHz *4 MHz 5/mix *1 MHz sover Distortion No *1% *1%	10 K 2 K	+12V 10V	+12V +10V	+12V +10V	±13V	+12V +10V
risetime) #**1 uS **250 nS *.3 uS overshoot) #**30% *20% (slew rate) #.2 v/uS .8 v/uS *.6 v/uS channel sep.) *120 dB *120 dB *1.2 v/uS unity gain) *1 MHz *4 MHz 5/ *1 MHz sover Distortion No *1% *1%	3 5	Z vn/v c2		25 V/mV	25 V/mV	25 V/mV
overshoot) #**30% *20% *1.2 V/uS (slew rate) #.2 V/uS .8 V/uS *1.2 V/uS channel sep.) *120 dB *120 dB *120 dB unity gain) *1 MHz *4 MHz 5/ *1 MHz sover Distortion No No *1% *1%		Sn [**#		*.3 uS		*.13 uS
(slew rate) #.2 V/uS .8 V/uS *.6 V/uS *1.2 V/uS channel sep.) *120 dB *120 dB *120 dB unity gain) *1 MHz *4 MHz 5/ *1 MHz *1 MHz sover Distortion No *1% *1%	OS (overshoot)	#***30%		* 50%		*5%
(channel sep.) *120 dB *120 dB *120 dB (unity gain) *1 MHz *4 MHz 5/ *1 MHz *1 MHz ssover Distortion No *1% *1%	(slew	#.2 V/uS	sn/n 8.	*.6 V/us	*1.2 V/uS	1.3 V/uS
gain) *1 MHz *4 MHz 5/ *1 MHz *1 MHz Distortion No No *1% *1%	(channe]	*120 dB	*120 dB			*105 dB
Distortion No No *1% *1%	(unity	*1 MHz		*1 MHz	*1 MHz	*3 MHz
			No	*1%	*1%	No

Table 3-1. Quad op amp comparison chart (Continued)

Parameter	LM148	LM149	uA3503	RM3503A	uA4136
Std. Pin-Out	Yes	Yes	Yes	Yes	No
+Vcc (max)			**+18V	**+18V	**+22V
Qued 741 type	Yes	Yes	?	Yes ?	Yes
Single Supply Type	No	No	Yes	Yes	No
PNP/NPN Input	NPN	NPN	PNP	PNP	PNP
Output Jurgent Limit	Yes	Yes	los(+) Only	Ios(+) only	Yes
Vendor	National	National	Fairchild	Raytheon	Fairchild
Data Source	IC Master		Fairchild	Raytheon	Fairchild
Comments	Quad 741	3/	Single Supply	High Slew Rate	Low Noise

NOTES:

निर्वासिक्षणान

L. Goldstein, Nat. inputs #. Typical values *. Wide band, under-compensated op amp. ** = Meximum values; unmarked values are minimums. By @ Ay \nearrow 5. Low noise and high slew rate. The = 25°C

Table 3-1. Quad op amp comparison chart

	RM4156	HA-4741-2	HA-4602-2	LM124	LM124A	MC3571
VIO @ 25°C **3	mV mV	**3 mV **5 mV	**2.5 mV **3 mV	**5 mV **7 mV	Λω 7**	νш 9.
IIO @ 25°C **	**30 nA **75 nA	**30 nA **75 nA	**75 nA **125 nA	**30 nA **100 nA	**10 nA **30 nA	.05 nA
+IIB @ 25°C **	**200 nA **325 nA	**200 nA **325 nA	**200 nA **325 nA	**150 nA **300 nA	**50 nA **100 nA	0.5 nA
+ PSRR	80 dB	80 dB	86 dB	65 dB	65 dB	
CMR	80 dB	80 dB	86 dB	70 dB	70 dB	70 dB
N1(BB) **;	**2 uVrms	*9nV/VHz	*8nV/VHz			- 5
Icc @ 25°c @ N.L.	5 mA	5 mA	4.6 mA	3 mA	3 mA	
VOP @ 10 K @ +15V @ 2 K @ +15V	+12V +12V	+12V +10V	+12V +10V	+13.5v +130		
AVS @ 2 K	25 V/mV	25 V/mV	100 V/mV	25 V/mV	50 V/mV Z	1/ 50 V/mV 7/
t _r (rise time)	*50 nS	*75 nS	*50 nS			
OS (over shoot)	*25%	*25%	*30%			
+SR (slew rate)	1.3 V/us	*1.6 V/us	Sn/A **			50 V/uS
cs (channel rate)	*108 dB	*108 dB				
BW (unity gain)	2.8 MHz	*3.5 MHz	*8 MHz		*1 MHz	10 MHz
Crossover Distortion	No	No	No	Yes	Yes	

Table 3-1. Quad op amp comparison chart (Continued)

Parameter	RM4156	HA-4741-2	HA-4741-2 HA-4602-2	LM124	LM124A	MC3571
Std. Pin-Out	Yes	Yes	Yes	Yes	Yes	
+Vcc (max)	A02+**	**+50V	**+20V	#**+18v		
Quad 741 Type	Yes	Yes	Yes	No	No	
Single Supply Type	No	ON	No	Yes	Yes	
PNP/NPN Input	PNP	PNP	PNP/NPN	PNP	PNP	
Output Current Limit	Yes	Yes	Yes	Ios(+) Only		
Vendor	Raytheon	Raytheon	Harris	National	National	Motorola
Data Source	Raytheon	Raytheon	Harris	National	IC Master	IC Master
Comments	/9	/9	/9	Single Supply	Low Power	FET, Wideband

Table 3-2. Table of static test circuit conditions

		App	olied V	oltage	s			Re:	lay	Sta	ate	s 6	/
Para- meter	-01,	02, 03	3, 04		-05		Notes		(1=0	, NC	0=1	- 770)
Symbol	+V _{CC}	-V _C C	VA	4 AGG	-V _{CC}	VA		K ₅	к6	К7	к ₈	К9	Кас
ν _{IO} .	35 5 20 5	-5 -35 -20 -5	-15 15 0 0	30 20 30 5	0000	-15 15 -1.4 -1.4	1/	0000	0000	0000	0000	0000	0000
IIO	35 20 5	-5 -35 -20 -5	-15 15 0 0	30 2 30 5	0 -28 0 0	-15 15 -1.4 -1.4	<u>5</u> /	1 1 1 1	1 1 1 1	0000	0000	0000	0000
+113	35 5 20 5	-5 -35 -20 -5	-15 15 0' 0	30 2 30 5	0 -58 0	-15 15 -1.4 -1.4	<u>3</u> /	1 1 1 1	0000	0000	0000	0000	0000
-I 1 3	35 5 20 5	-5 -35 -20 -5	-15 15 0	30 2 30 5	0 -28 0 0	-15 15 -1.4 -1.4	<u>3</u> /	0000	1 1 1	0000	0000	0000	0000
+PS??	10	-50	0	20	0	-1.4		0	0	0	0	0	0
-PS33	20	-10	0	-	_	-		0	0	0	0	0	0
CMR	35 5	-5 -35	-15 15	30 30	0 -28	-15 15	2/	00	00	ე 0	000	0	0
Ios(+)	15	-15	-10	30	0	-25	7/	0	0	0	0	2	Э
Tos(-)	15	-1.5	10	-	-	-	7/	0	Э	0	0	1	Ö
īcc	15	-15	0	30	0	-15		0	0	0	0	0	0
FVOP	20	-80	-80	30	0	-30	₹ <u>I</u> =	0	0	0	1	0	0
-V _{OP}	20	-50	20	-	-	-	Kæ	े	Ō		j ~	O	o
·Vo:-	-		-	5)	- 5		0	٦	0	1	0	0

Table 3-2. Table of static test circuit conditions

Measu	re	Measured Parameter	9
Value	Units	Equation	Units
E ₁ E ₂ E ₃	V	$v_{10} = E_1, E_2. E_3, E_4$	ωV
E1 E2 E3 E4 E5 E6 E7 E8	v	IIO = $\frac{(E_1-E_5)\times10^6}{R_S}$, $\frac{(E_2-E_6)\times10^6}{R_S}$, $\frac{(E_3-E_7)\times10^6}{R_S}$, $\frac{(E_4-E_8)\times10^6}{R_S}$	nA
E ₉ E10 E11 E12	V	+IIB = $\frac{(E_1-E_9)\times10^6}{RS}$, $\frac{(E_2-E_{10})\times10^6}{RS}$, $\frac{(E_3-E_{11})\times10^6}{RS}$ $\frac{(E_4-E_{12})\times10^6}{RS}$	
E ₁₃ E14 E15 E16	V	$-I_{TB} = \frac{(E_{13}-E_{1})\times10^{6}}{R_{S}}, \frac{(E_{14}-E_{2})\times10^{6}}{R_{S}}, \frac{(E_{15}-E_{3})\times10^{6}}{R_{S}}$ $\frac{(E_{16}-E_{4})\times10^{6}}{R_{S}}$	nA nA
E17	V	$+PSRR = (E_3 - E_{17}) \times 100$	uV/V
E18	V	-PSRR = (E ₃ -E ₁₈) x 100	uV/V
E ₁ E ₂	V	CMR = 20 log $\frac{30000}{E_1 - E_2}$	đВ
Iosi	mA	$I_{OS(+)} = I_{OS1}$	mΑ
Ios2	mA	Ios(-) = Ios2	mA
Icc	mA	$I_{CC} = I_{CC}$	
(E ₀) ₁	V	$+V_{OP} = (E_O)_1$	V
(E _Q) ₂	V	$-V_{OP} = (E_O)_2$	V
(E ₀) ₃	V	$+V_{OP} = (E_O)_3$	V

Table 3-2. Table of static test circuit conditions (Continued)

	Applied Voltages							Řе	lay	Sta	ate	s <u>6</u>	1
Para- meter	-01,	02, 03	, 04	061111111	-05			(l=ON, O=			0=0	=OFF)	
Symbol	+V _{CC}	-vcc	VA	+V _{CC}	-v _{cc}	VA		К5	к6	K-7	к ₈	К9	Klo
+V _{OP}	20	-20	-20	30	0	-30	RL= 2K.	0	0	1	0	0	0
-V _{OP}	50	-20	50	-	_	-	2N.1.	0	0	1	0	0	0
+V _{OP}	-	-	-	-5	0	- 5		0	0	1	0	0	0
Avs(+)	20	-20	-15	-	-	-	R _I =	0	0	0	1	0	0
Avs(-)	50	-20	1 5	-	-	-	TOKAL	0	0	0	3.	0	0
Avs(+)	50	-50	-15	-	-	-	R _L = 2Kn	0	0	1	0	0	0
Avs(-)	20	-20	15	-	-	-	ZNJL	0	0	1	0	0	0
Avs(+)	-	=	-	30 30	0	-26 -1	R _L = 10K n	00	00	00	1	0	0
Avs(+)	-		-	30 30	0	-16 -1	RL=	0	0 0	1	0	0	0
Avs	5 5	-5 -5	-2 -2	5	0	-3 -1	RL= 10K s	00	0	0	1	0	0
AVS	5 5	- 5	-2 2	5 5	0	-3 -1	2K r	00	0	0	0	0	0
N1(B3)	50	-50	0	30	0	0		0	0	0	0	0	1
N1(PC)	20	-30	0	30	0	0	12/	1	1	0	0	0	1
VOL	-	-	-	30	0	30	RL= 10Ka	0	0	0	3.	0	0
v_{CH}	-	-	-	30	0	-30	I _{OH} = 10mA	0	0	0	0	0	0
V _{OL}	-		-	30	0	30	I _{OL} =	0	0	0	0	0	0
VOH	-	-	-	4.5	0	- 5	I _{OH} = 10mA	0	0	0	0	0	0
VOL	-	-	-	1 4.5	0	5	I _{OL} = 8uA	0	0	0	0	0	0

Table 3-2. Table of static test circuit conditions (Continued)


Measu	re	Measured Parameter					
Value	Units	Equation					
(E _O)4	V	$+V_{OP} = (E_O)_{4}$	V				
(EO) ₅	V	$-V_{OP} = (E_O)_5$	V				
(E _O)6	V	$+V_{OP} = (E_O)_6$	V				
E ₁₉	V	$+A_{VS} = \frac{15}{E_3 - E_{19}}$ $-A_{VS} = \frac{15}{E_{20} - E_3}$ $9/$	V/mV				
E ₂₁	V	$+A_{VS} = \frac{15}{E_3 - E_{21}}$ $-A_{VS} = \frac{15}{E_{22} - E_3}$	V/mV				
E ₂₃ E ₂₄	V	$A_{VS} = \frac{25}{E_{24} - E_{23}}$	V/mV				
E ₂₅ E ₂₆	V	$A_{VS} = \frac{15}{E_{26} - E_{25}}$	V/mV				
E ₂₇ E ₂₈	V	$A_{VS} = \frac{V_A}{E_{28} - E_{27}}$ $01 - 04$ $\Delta V_A = 4$ 05 $\Delta V_A = 2$	V/mV				
E ₂₉ E ₃₀	V	$A_{VS} = V_A$	V/mV				
(E ₀) ₇	mVrms	$N1(BB) = (E_0)7/1000$	uVrms				
(E _O)8	mVpk	$N_1(PC) = (E_0)8/1000$	uVpk				
(E ₀) ₉	mV	$V_{OL} = (E_O)_9$	mV				
(E ₀) ₁₀	v	$V_{OH} = (E_O)_{10}$	V				
(E ₀) ₁₁	V	$V_{OL} = (E_O)_{ll}$	V				
(E0)12	V	$V_{OH} = (E_O)_{12}$	V				
(E ₀)13	V	$V_{OL} = (E_O)_{1.3}$	V				

Table 3-2. Table of static test circuit conditions (Continued)
NOTES:

- Selection of the op amp under test is made with relay contacts K_1 , K_2 , K_3 and K_4 . Use the parameter table to determine the relay contact states for each test.
- Common mode rejection is calculated using the offset voltage values measured at the common mode range end points.
- 3/ Stabilizing capacitors may be added as required if needed to prevent oscillation. Also, proper wiring procedures shall be followed to prevent oscillation. Loop response and settling time shall be consistent with the test rate such that any value has settled for at least 5 loop time constants before the value is measured.
- Precautions shall be taken to prevent damage to the D.U.T. during insertion into socket and change of switch positions (e.g. disable voltage supplies, current limit etc.).
- $5/R_S = 20 \text{ K.s. for -01, 02, 03, 04 and 05.}$
- 6/ The relays are shown to indicate circuit test connections only. They are not required for the actual test mechanization. 1 and 0 refer to the energized and de-energized states of the relays.
- 7/ Only one op amp at a time shall be tested with a short to ground for t ≤ 25 ms.
- Any oscillation greater than 300 mV in amplitude (pk-pk) shall be cause for device failure.
- To minimize thermal drift, the reference voltage for gain measurement E3 shall be taken immediately prior to or after the reading corresponding to device gain (E21, E22, E23 and E24).
- 10/ All resistors are +0.1% tolerance, capacitors are +10% tolerance.
- Adequate settling time shall be allowed such that each parameter has settled to 5% of its final value.
- Popcorn noise (E_O)8 shall be measured for 15 seconds. Broad: and noise (E_O)7 shall be measured with an RMS voltmeter with a bandwidth of 10 Hz to 5 KHz.

Table 3-2. Table of static test circuit conditions (Continued)
NOTES:

- <u>13/</u> Saturation of the nulling amplifier is not allowed on tests where E value is measured.
- The load resistors (2040 and 11.1 Ka) yield effective load resistances of 2Ka and 10 Ka respectively.
- The equations take into account both the loop gain of 1000 and the scale factor multiplier, so that the calculated value is in table 3-2 units. Therefore, use measured value/units in the equations, i.e., E1 (volts).
- The programmable current source is used to exercise the drive capability of device type 05 for sourcing I_{OH} and sinking I_{OL} .



Notes are given after table 3-2.

Figure 3-5. Test circuit for static tests III-18

DEVICE TYPE: 148) PARAMETER	S/N:	10 ; DA1 25 I	TE CODE:	7631	UNITS
	OPAMP1	OPAMP2		OPAMP4	
VIO AT 35, -5,-15		-530, OM			MV
D-VIO/D-T FROM 25 OC					UV/00
VIO AT 5,-35, 15	1. 395	-800.5M	705. OM	1. 295	MV
D-VIO/D-T FROM 25 OC					UV/00
VIO AT 20, -20, 0	1. 435	-706, 5M	780. OM	1.360	MV
D-VIO/D-T FROM 25 OC			. 55. 511		UV/00
VIO AT 5, -5, 0	815. OM	-1. 175	104.5M	800. OM	MV
D-VIO/D-T FROM 25 OC					UV/00
IIO AT 35, -5,-15	-2, 000	-1.875	-2.500	-2,000	NA
D-110/D-T FROM 25 OC					PA/00
IIO AT 5,-35, 15	-2.500	-2. 125	-2, 000	-2, 250	NA
D-IIO/D-T FROM 25 OC					PA/00
IIO AT 20,-20, 0	-3, 000	-1.800	-2, 500	-2, 250	NA
D-IIO/D-T FROM 25 OC					PA/00
110 AT 5, -5, 0	-3, 000	-1.000	-1. 575	-2. 250	NA
D-IIO/D-T FROM 25 00					PA/00
IID(+) AT 35, -5,-15	-6,000	-5. 350	-5, 500	-5. 750	NA
IID(+) AT 5,-35, 15	21, 25	21. 22	21. 62	21.00	NA
JIB(+) AT 20,-20, 0	16, 25	16. 92	17. 25	16. 75	NA
IID(+) AT 5, -5, 0	11.60	13.50	12.00	11.60	NA
JID(-) AT 35, -5,-15	-3.750	-3, 525	-2. 250	-3, 500	NA
IID(-) AT 5,-35, 15	24.00	24. 60	24. 00	23. 50	NA
IIB(-) AT 20,-20, 0	20.00	19. 65	19.50	19.50	NA
IIB(-) AT 5, -5, 0	13.50	13.00	13.65	13.00	NA
PSRR(+)	37, 50	35, 85	43, 80	39, 50	UV/V
PSRR(-)	35, 00	28, 85	39, 35	34.00	UV/V
CMR AT VCM = +-15V	107. 6	100.9	103.7	105.5	DB
ICC AT $VCC = +-20V$	-2. 465	-2. 455	-2. 450	-2. 450	MA
JCC AT VCC = +-15V	-2. 245	-2.240	-2. 235	-2. 230	MA
108(+)	-28, 55	-28. 95	-29, 10	-28.80	MA
108(-)	18, 95	19. 10	18.80	18. 60	MA
VOPP(+) RL=10K	19. 15	19. 15	19. 15	19. 15	V
VOPP(-) RL=10K	-17, 55	-17.55	-17.55	-17.55	V
VOPP VLT SWING RL=10K	34, 70	36.70	36. 70	36.70	V
VOPP(+) RL=2K	17.75	17. 75	17. 75	17, 75	V
VOPP(-) RL=2K		-16. 65	-16.70	-16.75	V
VOPP VLT SWING RL=2K	34. 45	34.40	34. 45	34.50	V
AVS(+) RL=10K		-90.63	-90.91	-73.17	V/MV
AVS(+) RL=2K	-75.00	-94. 94	-88. 24	-78, 95	VZMV
	-500. Q	-535.7	-428. 6		V/MV
		-352. 9			VZMV
		863. OM			VZMV
AVS AT +-5V RL=2K	809 7M	770. 7M	888. 2M	817. 2M	V/MV

Table 3-3. LM148 data sheet

PARAMETER		-55 1	DEG C		UNITS
	OPAMP1	OPAMP2	OPAMP3	OPAMP4	
VIO AT 35, -5,-15	2, 125	389. OM	1.870	2. 625	MV
D-VIO/D-T FROM 25 00	-7, 563	-11.49	-12.13	-14. 63	UV/OC
VIO AT 5, -35, 15	1, 755	-82, 50M	1.410	2.075	MV
D-VIO/D-T FROM 25 00	-4.500	-8, 975	-8.813	-9. 750	UV/OC
VIO AT 20, -20, 0	1. 915	67, 50M	1. 570	2. 275	MV
D-VIO/D-T FROM 25 00	-6, 000	-9. 675	-9, 875	-11.44	UVZOC
VIO AT 5, -5, 0	-300, 5M	-1,820	-424.5M	855. OM	MV
D-VIO/D-T FROM 25 OC	13.94	8, 063	6.613	-687.5M	UVZOC
IIO AT 35, -5,-15	-2.500		-1. 750	-1.500	NA
D-110/D-T FROM 25 00	6, 250	-26, 25	-9. 375	-6. 250	PA/OC
110 AT 5,-35, 15	-4, 500	-775. OM	-4.500	-4. 750	NA
D-110/D-T FROM 25 00	25. 00	-16, 88	31, 25	31, 25	PA/OC
110 AT 20, -20, 0	-3, 000	-1,800	-4. 500	-4. 750	NA
D-110/D-T FROM 25 00		-4. 470U	25, 00	31, 25	PA/OC
110 AT 5, -5, 0	-3, 225	_ 750, OM		-4. 000	NA
D-110/D-T FROM 25 00	2, 812	-21, 87	21, 25	21.88	PA/00
JJD(+) AT 35, -5,-15	-13, 25	-10.65	-11.25	-12.00	NA
JID(+) AT 5,-35, 15	34, 25	37, 55	35, 75	34, 25	NA
JIB(+) AT 20, -20, 0	28, 00	29, 43	28, 50	27. 25	NA
IID(+) AT 5, -5, 0	20. 33	23, 75	20, 60	18. 02	NA
IID(-) AT 35, -5,-15	-11.50	-12.18		-12.00	NA
JID(-) AT 5,-35, 15	38, 75	38, 38	40. 25	39. 75	NA
IID(-) AT 20, -20, 0	30, 50	31, 60	33, 25	32, 50	NA
JID(-) AT 5, -5, 0	22. 65	21, 50	24. 38	24, 25	NA
PSRR(+)	136. 7	122. 7	127. 2	115. 5	UV/V
PSRR(-)	135. 5	118.8	123. 7	109. 5	UV/V
CMR AT VCM = +-15V	98, 18	96, 07	96, 29	94. 74	DB
ICC AT VCC = +-20V	-3, 305	-3, 300	-3, 300	-3, 300	MA
JCC AT VCC = +-15V	-3, 025	-3, 020	-3.015	-3, 015	MA
108(+)	-31, 65	-34, 00	-35, 30	-34, 00	MA
108(-)	28, 60	29, 10	28, 75	28, 40	MA
VOPP(+) RL=10K	19, 05	19, 05	19, 05	19.00	V
VOPP(-) RL=10K		-17, 05	-17. 05	-17. 10	V
VOPP VLT SWING RL=10F	36, 15	36, 10	36, 10	36.10	V
VOPP(+) RL=2K	17, 75	17. 75	17. 75	17. 75	V
VOPP(-) RL=2K	-16.50	-16. 45		-16, 50	V
VOPP VLT SWING RL=24	34, 25	34, 20	34, 25	34, 25	V
AVS(+) RL=10K		-29, 59	-27. 78	-23, 44	VZMV
AVS(+) RL=2K	-25, 42	-29, 89	the state of the s	-24, 39	VZMV
AVS(-) RL=10K	-200.0	-247. 1	-200, 0		VZMV
AVS(-) RL=2K	-166.7	-230.1	-230. 8	-176.5	VZMV
AVS AT +-5V RL=10K			610.8M		V/MV
AVS AT +-5V RL=2K	580.8M	548. 3M	578, 7M	581.4M	V/MV

Table 3-3. LM148 data sheet (Continued)

PARAMETER			125 DEG 0		UNITS
	OF AME 1	OPAMP2	OPAMP3	OPAMP4	
VIO AT 35, -5,-15	1.985	-655. OM	1.045	1.890	MV
D-VIO/D-T FROM 25 00	4. 650	-1. 250	1. 450	4. 350	UV/00
VIO AT 5, -35, 15	1.805	-983. OM	785. OM	1. 690	MV
D-VIO/D-T FROM 25 OC	4. 100	-1.825	800. OM	3, 950	UV/00
VIO AT 20, -20, 0	1.875	-865. OM	880. OM	1. 775	MV
D-VIO/D-T FROM 25 OC	4. 400	-1.585	1.000	4. 150	UV/00
VIO AT 5, -5, 0	2. 290	-365. 5M	1.140	2. 235	MV
D-VIO/D-T FROM 25 00	14. 75	8, 095	10.55	14. 35	UV/00
IIO AT 35, -5,-15	1.500	1. 250	2.500	2, 250	NA
D-110/D-T FROM 25 OC	35, 00	31, 25	50, 00	42.50	PA/00
IIO AT 5,-35, 15	0.000	425. OM	1. 250	500. OM	NA
D-IIO/D-T FROM 25 OC	25, 00	27, 50	32, 50	27, 50	PA/00
IIO AT 20,-20, 0	500. OM	1,000	1. 750	1.500	NA
D-IIO/D-T FROM 25 OC	35, 00	28, 00	42.50	37.50	PA/00
110 AT 5, -5, 0	500. OM	175. OM	1.000	2, 250	NA
D-IIO/D-T FROM 25 OC	35, 00	11. 75	25. 75	45, 00	PA/00
JJD(+) AT 35, -5,-15	-2. 750	-2. 700	-2. 750	-3, 750	NA
JID(+) AT 5,-35, 15	10. 75	11.35	14. 22	13.75	NA
IIB(+) AT 20, -20, 0	8, 250	9, 500	10, 25	9, 500	NA
IID(+) AT 5, -5, 0	6. 250	5, 925	6. 250	7, 000	NA
JID(-) AT 35, -5,-15	-5, 000	-4. 500	-5. 250	-4. 750	NA
IID(-) AT 5,-35, 15	11. 75	11.65	12. 75	13, 25	NA
IJD(-) AT 20, -20, 0	8, 750	8, 000	9, 250	8, 000	NA
IID(-) AT 5, -5, 0	5, 000	5. 275	4. 750	3, 000	NA
PSRR(+)	-7. 500	-6, 850	500. OM	-4, 000	UV/V
PSRR(-)	-15.50	-19, 25	-10.00	-14.00	UV/V
CMR AT VCM = +-15V	104. 4	99, 22	101.2	103.5	DB
ICC AT VCC = +-20V	-1.680	-1. 675	-1. 675	-1. 670	MA
ICC AT VCC = +-15V	-1.525	-1.520	-1.520	-1.515	MA
JOS(+)	-15, 95	-16, 10	-16, 20	-14, 05	MA
108(-)	8, 220	8.410	8, 125	7, 990	MA
VORP (+) RL=10K	19, 30	19, 30	19.30	19, 25	V
VOPP(-) RL=10K	-18.15	-18.10	-18.10	-18.15	v
VOPP VLT SWING RU = 10k	37, 45	37, 40	37, 40	37. 40	v
VOPP(+) RL=2k	17. 75	17. 75	17. 75	17, 75	v
VOPP(-) RL=2K	-16.55	-16.60	-16.60	-16.60	Ü
VORP VLT SWING RE=24	34, 30	34, 35	34, 35	34, 35	v
AVS(+) RL=10K	-187.5	-272.7	-272.7	-200.0	VZMV
AUS(+) SL=2K	-230.8	-250.0	-214.3	-250.0	V/MV
AVS(-) RL=10K		-1. 500K		-750. 0	V/MV
AVS(-) RL=2K	4.021	4. 115	3, 559	3, 341	V/MV
AVS AT +-5V RL=10K	2.867	-27. 21	2 395	2. 837	V/MV
AVS AT +-5V RL=2k	1. 754	2.141	1, 575	1. 770	V/MV

Table 3-3. LM148 data sheet (Continued)

```
STATS AT 1
                   FROM
                              148ALL.LOG:OPA 16:15:00 11 APR 77
   VIO AT 5,-35, 15 148; TEMP = -55 OC
LOWEST VALUE = 32.00000M
MEAN DEVIATION = 407.4358M
STANDARD DEVIATION = 538.9003M
HIGHEST VALUE = 2.340000
MEAN = 689.3608M
NUMBER OF SAMPLES = 56
PERCENT IN ONE SIGMA
PERCENT IN TWO SIGMA
                                     75.00
PERCENT IN TWO SIGMA = PERCENT IN THREE SIGMA =
                                     94.64
                                    98.21
         NUMBER OF MEASUREMENTS BETWEEN
            0.000
                          AND
                                    120.0M
                                  240.0M
            120.0M
                          AND
                                               =
            240.0M
                                   360.0M
                          AND
                                480.0M
            360.0M
                          AND
            480.0M
                                  600.0M
                          AND
                                  720.0M
840.0M
            600.0M
                          AND
            720.0M
                      AND
AND
                         AND
                                 1.080 = 1.200 = 1.320 = 1.440 = 1.560 = 1.800 = 1.920 = 2.040
                                  960.0M
            840.0M
                                                        0
            960.0M
            1.080
            1.200
                       AND
                                                        1
            1.320
                     AND
                    . AND
            1.560
                     AND
AND
            1.680
                      AND
            1.800
                                1.920
                       AND
            1.920
                                 2.040
                                  2.160
            2.040
                          AND
                                                        1
            2.160
                          AND
            2.280
                                   2.400
                          AND
```

Table 3-4. Statistical summary of V_{IO} at $V_{CM} = -15V$ and $T_A = -55^{\circ}C$

3.3.4 Data Analysis

Thirty-five summary sheets were generated on each device type for a single temperature. Next, the statistical summary sheets were reviewed and key information was transfered to two hand-written forms. For each parameter, common mode voltage and temperature condition the following values were recorded:

Data Value Low
Data Value High
Mean Value \overline{X} Standard Deviation
% Population in $\overline{X} + 2 \checkmark$ % Population in $\overline{X} + 3 \checkmark$ Spec Limit Low
Spec Limit High

The failures were then sought out where the data exceeded the specified limits as recommended by the JC-41 Committee. A final data reduction step was to record and compare the data range values on another sheet with recommended JC-41 limits. Failures were identified on the sheets in two ways:

- (1) If the failure was a single event, it was thrown out and bracket () marks were put on the next lower in-spec value.
- (2) If a number of failures occurred on a parameter, the extreme failed limit was circled and in an adjacent note section the ratio of failed to tested devices was recorded (i.e., 5/56 means 5 out of 56 failed).

After both types of hand-written data summaries were completed, the failures were traced to the individual device data sheets as in table 3-3. All failures were identified with a yellow marker pen. At this stage of the device failures were plainly evident on the original data sheets. Relationships between failures could be observed and evaluated. Certain device deficiencies yielded more than one failure. For instance, one op amp failed VIO at low common mode voltage, PSRR (+) and CMR. Since CMR and PSRR are calculated from changes in offset voltage conditions it is not surprising to have related failures among these parameters for some parts. A breakdown of one of the frontend transistor base-collector junctions is the deficiency most likely to cause these three test failures.

Vendor Type	No. Tested	No. Failed
LM148 4741 4156 4136	14 17 7 18	7338

3.3.5 Bench Tests

Transient response, slew rate, channel separation and noise were parameters that had to be tested on the bench. Summaries of the data are tabulated in 3.4 of this report. All of the parts were within the specified limits with the exception of 4136 transient response overshoot. The reason for the 4136 failures is that extra parasitics were introduced by an additional socket card used to convert the 4136 pin out to the standard pin out of the other devices.

3.4 Tabulation of Electrical Characteristics

3.4.1 MIL-M-38510/110 Electrical Performance Characteristics Table (Table I in the specification).

This specification table shows the parameters, conditions and limits for the quad op amp devices in MIL-M-38510/110 table I. Table 3-5, consisting of two pages and notes, shows this information in this report.

3.4.2 Quad Op Amp Data Sheets

The reduced characterization data was transferred to a number of tables according to device type, temperature and type of testing. This data is indexed in table 3-7.

The static tests were all done automatically on RADC's S-3260 IC tester. Shown on the static test sheets are the extreme data values and statistical parameters of the data population. Spec limits and failures are also shown. Three types of forms are used to display the summarized data. They are as follows:

- Device type __ data versus recommended limits.

 Device type __ static test data at __oc.

 Device type __ dynamic test data.
- Form (1) contrasts the limits of Form (2) data against the recommended limits. Channel separation and noise are not dynamic tests, but they are shown here because they were not taken with the S-3260 automatic tester.

3.5 Oscillographs of Electrical Characterization

A number of oscillographs were taken of device characteristics as observed on a Tektronix Type 577 curve tracer. These oscillographs show typical parameter to parameter relationships that are not as readily seen with tabulated discrete data. Linearity of the lack of it is apparent in these curves. A directory of typical curves is shown in table 3-28.

Table 3-5. Electrical performance characteristics

-		
Characteristics	Symbol	Conditions (Paragraph 3.4 and Figure 3-5 Unless Otherwise Specified)
Input Offset Voltage	VIO	TA = 25°C 1/ -55°C € TA € 125°C
Input Offset Voltage Temperature Sensitivity	ΔVIO ΔT	<u> </u>
Input Offset Current	IIO	$R_S = 20 \text{ K} \text{ A} $ $25^{\circ}\text{C} \leq T_A \leq 125^{\circ}\text{C}$ $T_A = -55^{\circ}\text{C}$
Input Offset Current Temperature Sensitivity	ΔIIO ΔT	\triangle TA from -55°C to +25°C \triangle TA from +25°C to +125°C
Input Bing Gunnont	+I _{IB}	$R_{S} = 20 \text{ K.a.} $
Input Bias Current	-I _{IB}	$R_S = 20 \text{ K}$ $25^{\circ}\text{C} \le T_A \le 125^{\circ}\text{C}$ $T_A = -55^{\circ}\text{C}$
Power Supply Rejection	+PSRR	+V _{CC} = 10V, -V _{CC} = 20V for -01 thru 0/4, +V _{CC} = 20V for -05
Ratio	-PSRR	$+V_{CC} = 20V$, $-V_{CC} = -10V$ for -01 thru 04
Input Voltage Common Mode Rejection	CMR	Common Mode Range = 30V 4/
Output Short Circuit Current (for Positive Cutput)	Ios(+)	$2/\frac{\pm V_{CC}}{\pm V_{CC}} = \pm 15V \text{ for -01 thru } 04$ $\pm V_{CC} = 30V \text{ for -05}$ $t \le 25 \text{ ms}$
Output Short Circuit Current (for Negative Output)	Ios(-)	(l amplifier only shorted to ground)
Supply Current	Icc	$\pm V_{CC} = \pm 15V$ for -01 $T_A = -55^{\circ}C$ $T_A = 25^{\circ}C$ $\pm V_{CC} = \pm 30V$ for -05 $T_A = 125^{\circ}C$

Table 3-5. Electrical performance characteristics

Limits												
-01,	02	-(03	-04 -05								
Min	Max	Min	Max	Min	Max	Min	Max	Units				
-5 -6	56	-3 -5	3 5	- 5 - 6	5	-5 -7	5 7	νw				
-25 -25	25 25	-20 -20	20	-25 - 25	25 25	-30 -30	30 30	u V /°C				
-25 - 75	25 75	-30 -75	30 75	-75 - 150	75 150	-30 -90	30 90	nA				
-500 -200	500 200	-500 -200	500 200	-1000 -500	1000 500	-700 -600	700 600	PA/°C				
1	100 3 2 5	-200 -325	-1 -1	-250 -400	-l -l	-150 -300	-1 -1	nA				
1	100 325	-200 -325	-1 -1	-250 -400	-1 -1	-150 -300	-1 -1	nA				
-100	100	-100	100	-100	100	-100	100	uV/V				
-100	100	-100	100	-100	100	-		uV/V				
76	-	76	-	76	-	76	-	đВ				
- 55	-	-80	-	-80	-	- 70	0	mA				
-	55	-	30	-	80	-	-	mA				
-	4.5 3.6 3.6	111	13 11 11	-	13 11 11	-	4 3 3	⊞A mA mA				

Table 3-5. Electrical performance characteristics (Continued)

Characteristics	Symbol	Conditions (Paragraph 3.4 and Figure 3-5 Unless Otherwise Specified)
Output Voltage Swing (Maximum)	V _{OP}	$\frac{+V_{CC}}{V_{CC}} = \frac{+20V}{30V} (01-04)$ $\frac{R_{L}}{R_{L}} = \frac{10 \text{ K.s.}}{200 \text{ K.s.}}$
Open Loop Voltage Gain (Single Ended)	. AVS(+)	$V_{O} = +15V @ R_{L} = 10K, T_{A} = 25^{\circ}C$ 2K (01-04)
	Avs(-)	$V_0 = 1 \text{ to } 26V @ RL = -55^{\circ}C \le 0$
	A _{VS}	$\frac{\pm V_{CG}}{(-81 \text{ thru } 04)} = \pm 2V \text{ T}_{A} = 25^{\circ}\text{C}$ $V_{CC} = 5V, V_{O} = 1V \text{ to } -55^{\circ}\text{C} \leq 125^{\circ}\text{C}$ $\text{to } 3V \text{ (-05)}$ $R_{L} = 2 \text{ K.L.}, 10 \text{ K.L.}$
Output Voltage Low	$\Lambda^{\mathrm{O}\Gamma}$	$V_{CC} = 30V$ $R_{L} = 10 \text{ K.s.}$
Output Voltage High	V _{OH}	$I_{OH} = 10 \text{ mA}$
Output Voltage Low	v_{OL}	$I_{OL} = 5 \text{ mA}$
Output Voltage High	VOH	$V_{CC} = 4.5V$ $I_{OH} = 10 \text{ mA}$
Output Voltage Low	VOL	I _{OL} = 8 uA
Transient Response (Risetime)	TR(tr)	$\frac{+\text{V}_{CC}}{(-\text{Ol thru O4})} = \frac{+2\text{OV}}{4\text{V}} = \frac{\text{AV}}{1\text{N}} = \frac{1}{50} \text{ mV}$ $\text{V}_{CC} = 3\text{OV} (-\text{O5}) \text{A}_{V} = 5, \text{V}_{IN} = 50 \text{ mV}$
(Overshoot)	TR(OS)	CF = 10 pF Overshoot
Slew Rate	SR(+)	$A_{V} = 1$ (-01, 03, $A_{V} = 1$
	SR(-)	$A_{V} = 1 (-01, 03, A_{V} = 1)$ $A_{V} = 5 (-02)$ $A_{V} = 5$ $A_{V} = 5$
Moise (Breadband)	N1(BB)	$T_A = 25^{\circ}C \qquad R_S = 50.$
Noise (Popcorn)	N1(PC)	Rs = 20 Ka
Channel Separation	CS	$T_{A} = 25^{\circ}C$

Table 3-5. Electrical performance characteristics (Continued)

			Limi	៦ន				
-01	., 02		-03		04	-(05	
Min	Max	Min	Max	Min	Max	Min	Max	Units
+16 +15	-	+16 +15	1.1	+16 +15		+27 +26	-	Ā
50	-	50	-	50	-	50	-	V/mV
25	-	25		25	-	25	- 12	V/:IIV
10	_	10	_	10		10		
10	-	10		10	-	5	-	
	<u>-</u>		_			-	50	mV
-	-	-	-	-	-	25		
-	-	-	-	-	-	-	3	V
-		-	-	-	-	2.4		
-	-	-	-	-		- Trans	0.4	
-	1.0	-	0.2	- 1	0.3	-	1.0	uS
-	1.0		- N	-	-	-	-	
-	25	-	.25	-	25	-	40	78
00000	-	0.8 0.8		0.6 0.6	-	0.1		V/uS
•	1,5	-	5	-	5	_	15	u∀rms
-	40	-	50	-	50	_	50	u∀pk
30	-	80	-	80	-	80	<u></u>	dВ

Table 3-5. Electrical performance characteristics (Continued)
NOTES:

- For -O1 thru -O4 limits shall be tested at V_{CM} = 0, +15V and -15V for $\pm V_{CC}$ = $\pm 20V$, at V_{CM} = OV for V_{CC} = 5V. For -O5 limits shall be tested at V_{CM} = 0 and 28V for V_{CC} = 30V and at V_{CM} = OV for V_{CC} = 5V.
- 2/ Continuous limits will be considerably lower and apply for -55° C \leq TA \leq 75° C.
- 3/ ICC limits are the total for all four amplifiers at no loads connected as grounded followers.
- 4/ CMR is determined by measuring input offset voltage under the following conditions for the devices:

Offset Voltage						5	
Condition	+VCC	-VCC	VO	$+V_{CC}$	-V _{CC}	VO	Units
1 2	35 5	-5 -35	15 -15	30 2	0 28	-1 5	A A

3.6.1 General Comments

The quad op amp specification is similar to MIL-M-38510/101 on single operational amplifiers. The same parameters apply to both kinds of devices. Only the type 05 (LM124) required the developing of several new tests. The type 05 can be operated from a single 5V power supply, and with a pull-down resistor can be used to interface with TTL logic. In general, the quad op amps are not so good as their single counterparts except for supply current drain and circuit density. Because there are four circuits in a package instead of one, somewhat lower tolerances are justified than for single op amps.

The characterization program did not result in many surprises. Even though much data was taken and examined, hardly any changes were made to the JC-41 Committee's recommended limits. There are at least two reasons for this result:

- (1) If the data on 50 or so op amps indicates a range well below the JC-41 recommended limits, the limited data quantity is not sufficient to tighten the specification. It does, however, warrant discussion and reconsideration by the JC-41 Committee.
- (2) If the data shows that the range is close to the specification limits, one is reluctant to degrade this specification, especially if it is useful to the user.

In general the data shows the parameters to be in agreement with the specification limits. Exceptions, if any, will be pointed out later on. Obviously, one failure in a device is enough to reject that device from acceptance. In a worst case situation, those failures would be scattered to cause the maximum number of devices to be rejected. The data tends to show a clustering effect where the failures are together in a few devices. Thus the first failure causes the device to be rejected and the remaining failures in that device are "free" with respect to yield.

3.6.2 Parameter Failures

Table 3-6 shows a summary of all the parameter failures for the devices tested. Comments relative to those failures are as follows:

3.6.2.1

 $V_{\rm IO}$ - With the exception of the 4156, all of the devices had a few $V_{\rm IO}$ failures. These were associated with PSRR and CMR failures in some cases such as the input transistor base-collector junction breakdown.

Table 3-6. Summary of static test failures

The same of the sa		-	Table 3-6.		Summary	of static	ic test	failures	es			
		LM1.48			4741			4156			4136	
C C C C C C C C C C C C C C C C C C C		Temp			Temp			Temp			Temp	
Symbol Symbol	-52		125	-55	25	125	-55	25	125	-55	25	125
VIO	95/1	1/56	1/56	5/80	×	X	×	×	×	1/80	×	4/72
$\Delta v_{\text{IO}} / \Delta v$	М	1	×	2//80	1,	×	×	×	×	1	ı	ı
IIo	X	×	×	×	×	×	×	×	×	3/80	2/72	2/72
Δ TO/ Δ T	2.	ı	×	×	ı	×	×	×	×	1	ı	ı
E H	13/66	12/56	13/56	×	1/80	×	×	×	×	6/80	2/72	6/72
-IIB	12,/56	*8.756	12/56	×	1/80	×	×	×	×	3/80	1/72	3/72
+PS44	10/56	1/56	94/6	4/80	×	X	X	×	X	×	×	×
-PS33	14	×	8/56	14/80	×	Х	×	×	×	×	×	×
CMR	1/56	1/56	1/56	3,780	×	X	X	X	X	1/80	×	×
Ios(+)	×	×	×	X	×	×	X	×	×	18/80	6/72	×
Ios(-)	×	×	×	×	×	×	×	×	×	19/80	×	×
Icc	X	Χ.	X	×	×	X	×	×	×	×	×	×
VoP(+)	×	×	X	4/80	×	×	><	×	×	×	×	×
VoP(-)	×	×	×	4/80	×	×	×	×	×	×	X	×
Avs(+)	X	×	X	×	×	×	X	×	×	×	×	×
								X = X	NO FAIL	FAILURES		

III-31

Table 3-6. Summary of static test failures (Continued)

										1
	S4 IMI		4741			4156			4136	
5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5	Temp		Temp			Temp			Temp	
Symbol.	-55 25 125	-55	25	125	-55	-55 25	125	-55	25	125
AVS(-)	X X X	X	X	7/80	×	×	C4/91	×	×	×
₽ VS	56/56 56/56 56/56	56/56 80/80	×	×	011/04	40/40 39/40	11/40	80/80	11/40 80/80 \$78/80	×
Potal										
Failures (Excluding AVS)	7/14		3/17			0/10			8/18	
	And the contract of the contra	-			-	-	-	-		1

X = NO FAILURES

3.6.2.2

 $\Delta \rm V_{IO}/\Delta \rm T$ - Only the 4741 had these failures. Three devices which had these failures in one or more op amps also had $\rm V_{IO}$ failures.

3.6.2.3

ITO - The 4136 devices had a few I_{10} failures, which also contained I_{1B} failures.

3.6.2.4

 $\Delta \text{IIO} \Delta \text{T}$ - A 4136 device had this failure along with IIO and IIB failures.

3.6.2.5

 $+I_{\mathrm{IB}}$, $-I_{\mathrm{IB}}$ - Wrong polarity bias current was the worst parameter for the LM148. It occurred in three of 14 devices. In the affected devices, most of the 12 op-amp/temperature combinations exhibited the failure. PSRR failures also occurred in these same devices. During a curve tracer analysis of a device with the problem, the device destroyed itself when the negative common mode range limit was approached. An autopsy of the device showed a burned-open circuit between pin 4 (+Vcc terminal) and the emitter of the diode-connected transistor, which sources current to LM148 front end. Figure 3-6 shows a photomicrograph of the damaged IC area.




Figure 3-6. LM148 with burned-open VCC conductor following reverse bias current breakdown.

3.6.2.5 (Continued)

Another device with wrong polarity bias current was examined more carefully against a normal device. A comparison display of bias current versus common mode voltage is shown in

figure 3-7.




Figure 3-7. LM148 bias current versus common mode voltage in good and bad devices.

The oscillograph shows that the bias current of S/N 6-4 (op amp 4 in S/N 6) changes polarity at -13V of input common mode voltage. With a good device, on the other hand, the bias current remains positive beyond the -15V common mode range limit, and then neverfalls below OV.

3.6.2.6

+PSRR, -PSRR - Failures with positive power supply rejection accompanied offset voltage and common mode rejection failures in the LM148. It also happened at -55°C with an LM148 having wrong polarity bias current. -PSRR failures are less common. With the 4741 devices PSRR failures were tandem with bias current and offset voltage failures.

3.6.2.7

CMR - The LM148's with CMR failures also had related +PSRR and VIO failures.

3.6.2.8

Ios(+), Ios(-) - The 4136 was the only device seen with excess Ios current. In one case all four op amps failed at -55°C and 25°C. In another case a single op amp failure occurred at 25°C. Ios failures seem to be independent of any other parameter failures.

3.6.2.9

Icc - No Icc failures on any devices were observed. In trying to correlate S-3260 readings with 577 curve tracer readings, a 2:1 discrepancy was observed. This was resolved when it was determined that the S-3260 method tested the devices as grounded emitter followers versus undriven devices in the curve tracer.

3.6.2.10

 $V_{OP}(+)$, $V_{OP}(-)$ - Only the 4741 exhibited a few V_{OP} failures. These failures were in $V_{OP}(-)$ and were sign rather than magnitude related. Many other parameters were also bad with these device at -55°C only.

3.6.2.11

AVS(+), AVS(-) - A few AVS(-) failures occurred in the 4741 at 125° C. These were isolated failures. Similar border line failureswere seen in two of seven 4156's. Thermal effects mask these parameters, especially when a $2K \Omega$ load is used.

3.6.2.12

Avs - Avs checks the open loop gain with +5V supplies. This was the most prevalent failure of all. A few of these failures were spot checked on the 577 curve tracer without the failures being confirmed. A problem with the S-3260 is suspected.

3.6.2.13

 ${\rm TR}(t_r)$, ${\rm TR}({\rm OS})$ - Transient response rise time and overshoot were measured normally. The data except for 4136 overshoot was well within the spec limits. As mentioned earlier, an extra conversion socket was used to make the 4136 pin-out the same as that of the other devices. The parasitics associated with the cross-wiring are believed responsible for the failures.

3.6.2.14

SR(+), SR(-) - Slew rate for both directions on all devices was satisfactory. A 20% margin exists between the limit specification and the low data point of the 4156. The other devices have even wider margins.

3.6.2.15

CS - All devices passed DC channel separation with at least 23 dB of margin. This test looks for thermal coupling between the four op amps of the device.

3.6.2.16

 $N_1(BB)$, $N_1(PC)$ - Both broadband and popcorn noise were measured with the 577 curve tracer on a number of devices. No failures were observed.

3.6.3 Tektronix S-3260 Histograms

Figures 3-8 and 3-9 show histograms of V_{IO} offset voltage for two different conditions of supply voltage, common mode voltage and temperature. Similar histograms were generated for most of the other parameter data. In contrast to tabulated information such as in table 3-4, histograms give a much better picture of the data distribution with respect to the specified limits.

3.7 Conclusions

The results of the quad operational amplifier characterization effort show that the data, in general, supports the recommended specification limits proposed by JEDEC JC-41. Since the quad op amps have a close resemblance to single op amps, the parameters necessary to characterize the devices are the same. Channel separation is a necessary additional parameter. Device type 05 (LM124) has a few new parameters to specify the output source and sink drive capabilities of the device for TTL and related loads.

The new MIL-M-38510/110 quad op amp specification is technically complete and accurate. Vendors who are represented by the JC-41 Committee have had a rough draft copy of this spec for a month as of the writing of this report.

3.8 Recommendations for Future Effort

The characterization effort on the quad op amps has shown the value and need for automatic test methods to accumulate device data. Relatively little time is required to take the raw data and reduce it once the proper hardware and software has been developed.

A big improvement is desirable in formating and contrasting the data so that failures and anomalies stand out.

Since the location of device failures in the data is an important objective, one software improvement would be to have the computer print out an asterisk (*) adjacent to every failure in the device data sheet (i.e., table 3-3). These failures would be based on a comparison with the specified limits. Another improvement would be histograms at all three temperatures on the same sheet.

Open-loop gain as observed in this program appears to be a maverick parameter. A credibility gap exists between the 25V/mV minimum spec limit and real data where values from 15000V/mV to -3750 V/mV are typical on a single device at one temperature. The screening value of this test method is questionable. On the other hand, vendors advocate the present open-loop AVS test method as opposed to a closed-loop gain test. Since thermal effects are very dominant in open-loop gain tests, a recommended compromise is to do these tests at very light loads (i.e., 50 KA and 10 KA instead of 10KA and 2 KA).

Bi-FET op amps is another species of similar linear devices which should be considered for characterization and possible future slash sheet action.




Figure 3-8. LM148 VIO, OV common mode, 25°C histogram




Figure 3-9. LM148 V_{IO}, low V_{CC}, -55°C histogram

Table So.	Data Contents	Device Type	Comm. Type	Temp.	No. Sheets
	Data vs Recommended Limits Static Tests Static Tests Static Tests Dynamic Tests	66666	LM148 LM148 LM148 LM148 LM148	-55/125 -55 25 125 25	ттамн
3-13 3-14 3-15 3-16 3-17	S C C C C C C C C C C C C C C C C C C C	03 03 03	4741 4741 4741 4741 4741	-55/125 -55 -25 125 25	നനനന
1 1 1 1 1	VS ic T ic T	00000	4156 415 6 4156 4156 4156	-55/125 -55 25 125 25	നനയനപ
	Data vs Recommended Limits Static Tests Static Tests Static Tests Dynamic Tests	70000 7000	4136 4136 4136 4136 4136	-55/125 -55 25 125 25	~000n

Table 3-7. Data sheet directory

		Units	υu	Oc/An	mA	PA/OC	nA	nA	N/An	A/An
		Max	92.9	25	75 25 25	400	325 100 100	325 100 100	100	100 100 100
ed limits	GEOS	Min	9-	-25 -25	-75 -25 -25	-200 -400	1	1	-100 -100 -100	-100 -100 -100
recommended	20 90 90 90 90 90 90 90 90 90 90 90 90 90	Max	(3.1) (2.0) 2.67	7.55	19.8 10.5 9.15	107	96 76.5 49	92.8 65.6 39.5	(166) (57) 133	161 48.2 -3.75
versus	GEOS Data Range	Min	-2.37 -1.46 97	-15.6	-12.8 -10 -5	-196			11.1	5 -7 -27.8
(LM148) data	L 130	Max	0 1210	25	75 25 75	500	325 100 325	325 100 3 25	100 100 100	100
01 (LM	JC-41 Recomm	Min	9-1-2	-25	-75 -25 -75	-500	1	ппп	-100 -100 -100	-100 -100 -100
type		3.A	-55 25 125	-55/25	-55 25 125	-55/25 25/125	-55 25 125	-55 25 125	-55 125	-55 25 125
Table 3-8. Device		$V_{CC} = \frac{1}{120}$	$V_{CM} = +15V, -15V,$ $0V_{C} = +20V$ $V_{CM} = 0V_{C} = +2V$ $V_{CC} = +5V$	V _{CM} = 0	(Same as for VIO)	лсм = 0	(Same as for VIO)	(Same as for VIO)		
		Parameter Symbol	VIO	W _{TO}	CII	$\frac{\Delta^{10}}{\Delta^{1}}$	+IIB	-IIB	+PSRR	-PSRR

		Units	dВ	mA	mА	шA	шA	Λ	Λ	Λ
(Continued)	Sc mm.	Max	-		55 55 55	6.4 4.5	4.5 3.6 3.6	1 1 1	-16 -16 -16	111
limits (Co	GEOS	Min	7 6 76 76	-55 -55 -55	1 1 1	111	111	16 16 16	111	25 25 25 25 25 25 25 25 25 25 25 25 25 2
ended	S & & & & & & & & & & & & & & & & & & &	Max	15 6 160 129.5	-18.9 -23.3 -13.6	34.5 22.7 9.60	4.25 3.18 2.17	3.88 2.89 1.96	19.05	-16.9 -17.4 -17.95	18.2 17.95 17.85
	CEOS Data Range	Min	38.5 (98.9) (95.35)	-35.3 -31 -19.45	23.6 15.6 6.52	3.26 2.4 1.65	2.99 2.21 1.50	19_ 19.25	-17.5 -17.6 -18.2	17.75 17.75 17.75
data versus	. m.	Max			55 55 55	6 4.5 4.5	33.6	1 1 1	-16 -16 -16	111
(LM148)	JC-41 Recomm.	Min	76 76 76	-55 -55 -55	111	111	1 1 1	16 16 16	1 1 1	15 15 15
type 01 (E	o G	-55 25 125	55 25 125	-55 25 125	-55 25 125	-55 125	-55 25 125	-55 -25 125	-55 125 125
Table 3-8. Device ty	0 m 2 4 4 5 m 5	$V_{GG} = \pm 20V$		Ios(+) Vcc = +15V	$V_{CG} = \frac{1}{2}5V$	Vec= +20v	V _{CC} = ±15V	$A_{\mathbf{L}}=10$ K.	$ m R_L=10~K$ A	$^{3}\Gamma=2$ K.
Tab	on on on or	Symbol	CMR	Ios(+)	Ios(-)	Icc	Icc	V _{CP} (+)	VoP(-)	VoP(+)

Conditions Co			Units	Λ	V/mV	V/mV	V/mV	Vm/V	V/mV	V/mV
le 3-8. Device type Ol (LM148) data versus recommended 11mits of the conditions $J_{CC} = J_{CC} + J_{A}$ Recomm. Range Recomm. Recomm. Recomm. Range Recomm. $J_{CC} = J_{CC} + J_{A}$ Range Recomm. $J_{CC} = J_{CC} + J_{A}$ Range $J_{CC} = J_{CC} + J_{CC} +$	tinued)		-	-15 -15 -15	111	111	111	111	111	111
Le 3-8. Device type 01 (IM148) data versus recommended of the second conditions $J_{CC} = J_{CC} = J_$		GEOS	Min	1.1.1	25 50 25	25 50 25	25 25 25	25 25 25	100	10
Le 3-8. Device type 01 (LM148) data versus Conditions Vcc = +20V Conditions Vcc = +20V The Min Max -5515 -1 12515 -1 12515 -1 12515 -1 12515 -1 12515 -1 12515 -1 12515 -1 12515 -1 12515 -1 12515 -1 12515 -1 125		OS ta ge					3K 9K 9K	10K 5K		6:02
The 3-8. Device type ol (LM148) data $\frac{JC-41}{JC-41}$ Recomm. Conditions $\frac{JC}{A} = \frac{JC-41}{A}$ Recomm. $\frac{JC-41}{A} = \frac{JC-41}{A}$ $\frac{JC-41}{A} = \frac{JC-41}{A}$ $\frac{JC-41}{A} = \frac{JC-41}{A}$ $\frac{JC-41}{A} = \frac{JC-41}{A}$ $\frac{JC-41}{A} = \frac{JC-41}{A} = JC-$		GE Da Ran	Min	-16.6 -16.85 -16.9	-435 -3.75K -10K	-3.7K -30K -30K	-882 -465 -3.3K	-5K -10K (1.29	-19:7	-26.3
Conditions Conditions VCC = +20V VCC = +20V The state of the conditions VCC = +20V The state of the conditions VCC = +20V The state of the conditions Th		J.J.	Max	-15 -15 -15	111	t 1 1	1 1 1	1 1 1	f f r	1 1 1
Conditions $Vcc = +20V$ $Vcc = +5V$	LM148)	JC-7	Min	1 1 1	25 50 25	25 50 25	25 50 25	25 50 25	10 10 10	10
Le 3-8. Device Conditions VCC = +20V R_ = 2 K A R_ = 10 K A R_ = 2 K A	01		FO AD	-55. 125	-55 25 125	-55 25 125	-55 25 125	-55 25 125	-55 25 125	-55 25 125
Tab Tab As	. Device			$R_{ m L}=2~{ m K}$	ۍ ۱۵ K که = 1	³L = 10 K ~	R _L = 2 K 2.	PL = 2 K A	${ m V_{CC}} = +5{ m V}$ ${ m R_L} = 10 { m K}$ A	$V_{CC} = +5V$ $R_{L} = 2K$
III-43	Tab		Parameter Symbol	VoP(-)	AVS(+)			Avs(-)	Avs	AVS

For instance one sample out of 56 was 1/ Failed limits are circled. 2/ Bracketed data excludes failed data. rejected. NOTES:

		Notes	1/14.3		2/ 13/56	12/56	95/01/2		1/66.2			
		Units	лш	nA	Вu	yu	Λ/Λn	Λ/Λn	dВ	η'n	шA	mA
-55°c	ec.	Max	\$	75	325	325	001	100	-	-	55	6 4.5
data at		Min	9	-75	τ	Τ	-100	-100	92	99-	-	1 1
static test da		%(±36)	98.21 100 100 100	98.2 98.2 98.2 98.2	100 100 100 100	100 100 100	98.21	100	96.43	100	COL	100 100
	56)	%(±20)	98.21 96.43 96.43 94.6	94.6 96.4 96.4 96.4	98.21 36.43 96.43	100 96.45 96.43	94.64	98.96	95.43	100	100	100 100
O1 (LM148)	Size =	Q	2.0 .75 .805	4.34 4.89 4.54 3.81	23.80 14.8 14.59 9.38	23.27 13.59 13.52 8.32	48.23	39.85	12.68	4.43	3.43	.302
ce type	(Sample	$\overline{\chi}$.875 454 .551 741	-4.01 -4.09 -4.21 -3.15	25.01 55.53 48.08 3 2. 37	28.79 59.7 52.23 35.08	54.55	48.37	108.68	-26.87	28.96	-3.81
. Device	Data	High	(3.1) 2.34 2.54 1.09	16.02 19.83 17.3 13.25	73.47 95.98 85.67 59.37	68.25 92.75 34.0	247.1		155.56	-18.3	34.5	-3.26 -2.99
Table 3-9.		Low	-1.00 -1.02 -1.00 -2.37	-12.75 -11.25 -10.8 -9.73	31.75 24 16.2	37.75 30.75 21.87	11.1	O.	(83.5)	-35.25	23.6	-4.25 -3.88
Ta	Voltages	C VCM	2500	15	15 -15 0	15 0 0			+15	0	0	00
	Vol	-FVcc	8885	5680	888 m	8882	20	8	62	E.	10	20
	Para-	Symbol Symbol	CI _N	CII	+113	T _L	4 PG +	-PS 98	CMS	Tos(+)	Ios(-)	Ige

		Notes									3/	3/				
nued)		Units	Λ	۸	>	Λ	Vm/V	V/mV	Vm/V	Vm/V	Vm/V	V/mV	Λu/Λ	Vm/V	20/An	PA/OC
Cont1	c. ts	Max	1	-16	1	-15	1	ı	1	1	ı	1			25	200
-55°C (Continued	Spec. Limits	Min	+16	-1	+15	ı	25	25	25	25	25	10			-25	-500
data at -		%(+ 3 €)	100	98.21	95.86	100	96.43	98.21	86.43	96.43	96.43	98.21			100	98.21
test	= 56)	%(+5c)	100	98.21	98.86	96.43	54.96	98.26	96.43	98.26	79.46	98.86			ty9°t ₁₆	96.43
(8) static	Size	0	.252	.381	.117	.105	4.32K	3.077	635.26	2.355K	480.	.030			5.79	43.99
O1 (LM148)	(Sample	×	19.05	-17.03	17.78	-16.46	1.268K	908.29	324.25	-160.7	409.	.576			-2.82	22.84
e type	Data	High	19.05	-16.9	18.20	-16.25	30.00к	14.99K	3.00K	10.0K		679			7.55	107.5
. Device		Low	19.0	-17.1	17.75	-16.6	-434.8	-3.75K	-88235	-4.99K	(56)	639			-15.6	-1963
le 3-9.	Voltages	, RL	10K	10К	2K	2K	10K	10К	2K	2K	10K	2K				
Table	Volt	DD _V ±	20	20	50	50	50	50	50	50	r)	rU.			20	50
	Para-	Symbol	VoP(+)	VoP(-)	VOP(+)	Vor(-)	AVS(+)	A VS(-)	AVS(+)	AVS(-)	Avs	AVS	P.VS	AVS	$\frac{\Delta^{\rm VIO}}{\Delta^{\rm T}}$	$\frac{\Delta_{\text{I}_{\text{I}_{\text{O}}}}}{\Delta_{\text{T}}}$

Device type Ol (LM148) static test data at -55°C (Continued) Table 3-9.

NOTES:

One op amp failed this parameter. The failed limit is shown after the note and the next inside limit is bracketed in the data.

More than one op amp failed this parameter. The number of failures is shown next. ता

3/ No op amp meets the spec.

		Notes	17,75		2/56	2/s 28/56	1/189.8		1/66.49			
		Units	Λω	nA	nA	фu	Λ/Λn	Λ/Λn	dB	шA	mA	mA
25°C	c. ts	Max	īU	25	100	100	COL	100	0	ı	55	3.6
at	Spec. Limits	Min	וני	-25	1	1	-100	-100	92	-55	1	1 1
test data		(9 8+)%	98.21 100 100 100	96.43 98.21 98.21 98.21	100 98.21 98.21 98.21	100 100 100 98.21	98.21	100	96.43	100	100	100
) static	56)	%(±2 €)	98.21 96.43 96.43 98.21	94.64 96.43 96.43 96.43	98.21 98.21 98.21	98.21 96.43 96.43 94.64	98.21	98.86	86.43	100	100	100
(LM148)	Size ==	8	1.88 .576 .595	2.434 2.576 2.365 1.892	14.37 10.64 10.19 6.37	13.93 9.87 9.565 5.689	26.14	12.26	10.53	2.095	2.220	.230
type 01	(Sample	X	.619 .255 .325 108	-2.684 -2.337 -2.384 -2.392	17.73 35.15 30.49 19.36	20.52 37.66 32.85 21.67	19.06	12.28	109.3	-26.88	18.85	-2.838 -2.580
Device	Data	High	(2.0) 1.49 1.54 .925	7.67 10.48 9.099 7.050	58.58 76.50 69.08 46.50	49.75 65.58 59.25 39.78	(57)	48.70	160.0	-23.35	22.75	-2.410
e 3-10.		Low	-1.085 -1.125 -1.09 -1.465	-9.99 -7.075 -6.70 -5.35	-5.35 18.68 13.63 10.08	-2.25 20.75 16.75 11.10	1.999	-6.999	(6.86)	-31.05	15.60	-3.18
Table	ages	VCM	MT00	21- 2000	15	15 -15 0			±15	0	0	00
	Volta	-Fvcc	2888	2002	2000	0000	20	20	20	151	.15	20 15
	Para-	Symbol	CIA	IIO	+IIB	-IIB	+ PS RR	-PSTR	CMR	Ios(+)	Ios(-)	Icc

Table 3-10. Device type Ol (LM148) static test data at 2500 (Continued)

140c R _L 1cw High X 0 5(1-20) 6(1-30) Min 10c 1	Para-	Volt	Voltages		Data ((Sample	Size = 5	56)		Spec. Limits	to.		
10 20 10 10 11 11 11 11	Symbol	TVcc	RL	Low	High	×		€(+2€)	%(±3 ¢)	Min	Max	Units	Units Notes
-) 20 10K -17.60 -17.40 -17.51 .046 96.43 100	VoP(+)	50	10K							+16	ı	Λ	
+) 20 2K 17.75 17.95 17.76 .052 92.86 92.86 +15 -) 20 2K -16.85 -16.69 .137 96.43 100 - +) 20 10K -3.75K 30.00K 1.463K 4.368K 98.21 98.21 50 -) 20 10K -3.75K 30.00K 740.0 1.36K 96.43 96.43 50 -) 20 2K -465.1 9.000K 740.0 1.36K 98.21 98.21 50 -) 20 2K -10K 5K -670 1.93K 96.43 96.43 10 5 2K 75 1.034 .185 96.43 96.43 10 5 2K 75 1.034 .185 96.43 96.43 10	Vop(-)	50	10K	-17.60	-17.40	-17.51		96.43	100	ı	-16	۸	
-) 20 2K -16.85 -16.40 -16.69 .137 96.43 100	VoP(+)	20	2K	17.75	17.95	17.76		95.86	98.86	+15	ı	Λ	
+) 20 10x -3.75x 30.00x 1.463x 4.368x 98.21 98.21 50 -) 20 10x -3000x 30.00x 1.134x 6.404x 96.43 50 +) 20 2x -465.1 9.000x 740.0 1.36x 98.21 50 -) 20 2x -10x 5x -670 1.93x 96.43 98.21 50 5 10x 840 1.034 .185 96.43 96.43 10 5 2x 751 1.38 .892 .102 96.43 96.43 10	VOP(-)	20	2K	-16.85		-16.69	.137	96.43	100	ı	-15	Λ	
-) 20 10K -3000K 30.00K 1.134K 6.404K 96.43 96.43 50 -) 20 2K -465.1 9.000K 740.0 1.36K 98.21 98.21 50 -) 20 2K -10K 5K -670 1.93K 96.43 98.21 50 5 10K 640 1.976 1.034 .185 96.43 10 5 2K 751 1.38 .892 .102 96.43 96.43 10	AVS(+)	50	10%	-3.75K	30.00K	1.463K	4.358к	98.21	98.21	50	1	Vm/V	
1. 20 2K -465.1 9.000K 740.0 1.36K 98.21 50 2. 20 2K -10K 5K -670 1.93K 96.43 98.21 50 5 10K 840 1.034 .185 96.43 96.43 10 5 2K 751 1.38 .892 .102 96.43 96.43 10	AVS(-)	50	10K	-3000K	30.00К	1.134K	₩704.9	64.83	96.43	50	ı	Vm/V	
5 10% (843) (1.976) 1.034 1.85 96.43 98.21 50 5 2K (761) (1.38) .892 .102 96.43 96.43 10	AVS(F)	50	2K	-465.1	9.000К	0.047		98.21	98.21	50	ı	Vm/V	
5 10% (843) (1.976) 1.034 .185 96.43 96.43 10 5 2K (761) (1.38) .892 .102 96.43 96.43 10	AVS(-)	20	2K	-10K	5K	-670	1.93K	96.43	98.21	50	·	V/mV	
5 2K (761) (1.38) .892 .102 96.43 10	Avs	1	10%		079.1	1.034	.185	96.43	64.43	10	ı	Væ/V	3/
Avs	Avs	77	2K	(10)	1.38	.892	.102	96.43	96.43	10	ı	Vm/V	3/
Avs	Avs											Λω/Λ	
	AVS										1	Vm/V	

NOTES:

One op amp failed this parameter. The failed limit is shown after the note and the next inside limit is bracketed in the data. More than one op amp failed this parameter. The number of failures is shown next.

वा ली

		Notes	12.3		2/56	12/56	1/133.1		1/67.8			
		Units	mV	ПА	nA	An	Λ/Λn	N/Nn	dB	mA	m.A	тА
125°C	c. ts	Max	9	75	325	325	100	100	1	1	55	3.6
at	Spec Limits	Min	9-	-75	ī	J	-100	-100	9	-55	-,	1 1
test data		%(±3 €)	98.21 100 100 100	98.98.99 198.89 198.89	100 98.21 98.21 98.21	100 100 100 98.21	12.86	100	96.43	100	100	100
3) static	56)	2(+5 €)	98.21 96.43 96.43 96.43	96.43 96.43 98.21	98.21 96.43 96.43	100 94.64 96.43 96.43	98.21	94.16	96.43	100	100	100
O1 (LM148)	Size = 5	Q	1.66 .693 .703	2.22 1.95 1.73	80.00 10.00	4 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5	18.66	4.91	6.52	1.76	.889	.160
type	Sample S	X	1.19 .694 .822 1.28	.850 .841 1.23	3.70 20.22 16.35	8.94 19.60 15.9 7.69	198	-14.5	7.001	-16,42	7.86	-1.93
Device	Data (High	(2.5) 1.96 2.15 2.67	88.75 88.65 6.15	24.33 48.98 45.5 26.75	26.0 29.5 20.6	()	-3.75	129.5	-13.6	09.6	-1.65
e 3-11.		моТ	64 977: 850 303	45.55 5.55 5.08 5.08 5.08	(6.13) 10.75 7.50 4.55	9.25 9.20 5.30	-19.2	8.73-	(95.39)	-19.45	6.52	-2.17
Table	tages	VCK	15 15 15 15	15	H100	NJ00			- E	С	C	00
	Volt	ΣΛΩC	8382	883	8882	5580	00	00	08	15	15	20 15
	Para-	Symbol	$^{ m V}_{ m TO}$	ŢŢ	E	-II	+ 2533	- 2873	EMC.	IOS(+)	Tos(-)	ICC

3)		Notes				2/12/56				3/						
at 125°C (Continued		Units	Λ	Λ	Λ	Λ	Vm/V	Vm/V	V/mV	V/mV	Vm/V	Vm/V	Vm/V	Vm/V	Jo/An	PA/C
co) o	ec. Its	Max	1	-16	1	-15	1	1	1	1	1	1			25	200
t 125	Spec. Limits	Min	+16	ı	+15	ı	25	25	25	25	10	10			-25	-200
test data a		(DE+)%	100	100	95.86	100	001	98.21	100	100	98.21	96.43			100	100
static te	55)	(2(+5¢)	100	96.43	95.86	100	79.46	96.43	70.19	94.64	96.43	96.43			64.96	100
(LM148)	Size = 5	و	ħ20°	950.	.026	.918	₩.6К	5.15K	2.71K	2.31	16.44	4.58			3.02	23.46
type 01 ((Sample S	×	19.28	-18.1	17.75	-16.0	618.	905.	1.32K	3.62	68.1	1.51			4.98	32.2
Device to	Data (S	High	19.30	-17.95	17.85	-14.25	жос∙ €	9.00К	9.00к	(I.)	111.1	20.9			11.2	72.5
3-11. D		мст	19.25	-18.2	17.75	-16.9	-10.0K	-30.0к	-3.33K	1.33	-19.7	-26.3			-2.69	-12.75
Table 3	Voltages	$R_{ m L}$	XCI	10К	2 K	ЭK	10К	10K	2K	2K	уст	2K				
ed En	Volt.	EVec	20	50	20	50	50	20	50	50	10	n			50	20
	Para-	Symbol Symbol	VOP(+) 20	VoP(-) 20	Vop(+) 20	VcP(-) 20	AVS(+) 20	Avs(-) 20	65 (+) SAY	A.VS(-) 20	SVA	A.VS	AVS	AVS	AVTO	A ¹ 2.

Table 3-11. Device type 01 (LM148) static test data at 125°C (Continued)

NOTES:

One op amp failed this parameter. The failed limit is shown after the note and the next inside limit is bracketed in the data.

The ratio of failures to More than one op amp failed this parameter. samples is shown next. 21

3/ No op amp meets the spec.

Table 3-12. Device type 01 (LM143) dynamic test data

Do work			Data @ 25°c		N = 20		/110 Rec	Sec	
Symbol	M.n	Мах	X	9	<u>x</u> -36	¥+36	Min	Max	Units
TR(tr)	.21	.27	.25	.018	921.	.284	1	п	sn
TR(08)	11.7	12.5	11.67	.547	10.03	13.31	1	25	153
SR(+)	50	. 68	09*	890.	968.	.304	0.2	ı	sn/A
SR(-)	€4.	.56	494.	.050	.344	.644	0.2	ı	sn/v
SS	901	14,4	125.6 13.8	13.8	84.2	167	80	ı	др
M1(3B)	5.65	10.6	9.37	1.81	3.94	14.8	ı	15	uVrms
M1(PC)	7	0.2					ı	04	uVpk

		Units	Λm	uV/de	nA	PA/OC	hn	hu	Λ/Λn	n//n
		Max	232	20	75 30 30	5 00	-1 -1	-1 -1	100	100 100 100
ed limits	GEOS Recomm	Min	ក់ដក់	-20 -20	-75 -30 -30	-500 -200	-325 -200 -200	-325 -200 -200	-100 -100 -100	-100 -100 -100
recommended	82 82 89 9	Max	(4.65) 2.02 2.52	(16) 9.25	57.3 20 13.85	722 205	6 -75.9 -29.4	⊕ -7 ⁴ -31.2	1550 9.5 10.2	1550 16 20
versus	GEOS Data Range	Min	(-4.1) -2.65 -3.11	(-24.5) -5.7	-96 -37.5 -21	-261 -70	-266 -254 -200.8	-241 -231.5 -202	-24 -23 -26.9	-24 -16.6 -20
(4741) data	٦.	Max								
03	JC-41 Recomm.	Min								
Device type		TA	-55 25 125	-55/25 25/12 5	-55 25 125	-55/25 25/125	-55 25 125	-55 125 125	-55 25 125	-55 125
Table 3-13. Dev		$V_{CC} = \pm 20V$	$v_{\rm CM} = +15V, -15V, 0V @ V_{\rm CC} = +20V V_{\rm CM} = 0V @ V_{\rm CC} = +5V$	$V_{CM} = 0$	(Same as for VIO)	ОСМ = О	(Same as for VIO)	(Same as for V _{IO})		
		Symbol Symbol	VIO	$\frac{\Delta^{V_{10}}}{\Delta^{T}}$	lio	Δ_{10}	+IIB	-IIB	+PSRR	-PSR3

		Units	dB	mA	mA	шA	mA	Δ	Λ	۸
tinued)	. m.	Max	111	111	80 80 80	13		111	-16 -16 -16	1 1
limits (Continued	GEOS Recomm	Min	76 76 76	-80 -80 -80	1 1 1	111	111	16 16 16	1 1 1	15 15
ended		Max	160 160 141.6	-11.6 -20.9 -12.8	8° 75 98° 59 56° 72	5.71 4.93 4.1	5.61 4.90 4.09	18.85 19.0 19.1	18.75 -18.1 -18.3	17.75 17.85 17.8
versus recon	GEOS Data Range	Min	65.1 97.5 95.2	-43.3 -56.6 -53.8	27.0 37.15 16.75	3.28 2.91 2.36	3.22 2.87 2.32	18.2 18.45 18.65	-18.05 -18.4 -18.6	15.1 16.75 16.7
data ver	'n.	Max						111	-16 -16 -16	1 1 1
(4741)	JC-41 Recomm	Min						16 16 16	111	15 15 15
type 03	E	5€	-55 125 125	-55 25 125	-55 25 125	-55 25 125	-55 125	-55 25 125	-55 25 125	-55 25 125
Table 3-13. Device ty	# + PUC 7			V _{GC} = ±15V	Ios(-) Vcc = +15V	Vcc = +20V	$V_{CC} = \pm 15V$	$R_{\mathbf{L}} = 10 \text{ K}_{\mathbf{A}}$ $V_{CC} = +20V$	$R_{\rm L} = 10 \text{ Kg}$ $V_{\rm CC} = \pm 20 \text{V}$	$R_{\rm L} = 2 K \mathcal{R}$ $V_{\rm CC} = +20 V$
Ta	7 2 2 2 4 0 7 0 7	Symbol	CMR	Ios(+)		ລວ H	ICC	$V_{\rm OP}(+)$ $R_{\rm CC} = 10$	VOP(-)	VOP(+)

		Units	Λ	V/mV	V/mV	V/mV	V/mV	V/mV	V/mV
(penu	. III.	Max	-15 -15 -15	1 1 1	111	111	141	1 1 1	1 1 1
recommended limits (Continued	GEOS Recomm.	Min	111	25 50 25	25 50 25	25 50 25	25 50 25	10 10 10	10 10 10
ended 11m	e e	Max	47.65 -16.2 -16.2	15 K 30K 30K	9K -250 -189	9K 43K 30K	9K 341 115.4	13.24 8K 800	4.72 15.7 2K
	GEOS Data Range	Min	-16.9 -17.05 -17.2	-3.75K -30K -15K	-7.5K -1000 -3K	-30K -5K -15K	16.39 68.8 17.96	1.2 -333 -1.6K	.138.9 -1.14K
ta versus	m.	Max	-15 -15 -15	111	111	111	111	1 1 1	111
(4741) data	JC-41 Recomm.	Min	111	25 50 25	25 50 25	25 50 25	25 50 25	10 10 10	10 10
03	E	S.A.	-55 25 125	-55 125	-55 25 125	-55 25 125	-55 25 125	-55 25 125	-55 25 125
e 3-13. Device type		$V_{CC} = \pm 20V$	Vop(-) R _L = 2 KA	$AVS(+)$ $R_{L} = 10 K_{A}$	Avs(-) RL = 10 KA	$AVS(+)$ $R_L = 2 K A$	$A_{VS}(-)$ $R_{L} = 2 K \mathcal{A}$	$egin{aligned} \mathbf{V_{CC}} &= +5\mathbf{V} \ \mathbf{R_L} &= 1\overline{\mathbf{O}} \ \mathbf{K.L.} \end{aligned}$	$egin{aligned} \mathbf{V_{CC}} & = +5\mathbf{V} \\ \mathbf{R_{L}} & = 2^{-}\mathbf{K}.\mathbf{AL} \end{aligned}$
Table		Symbol	VoP(-)	AVS(+)		AVS(+)	Avs(-)	AVS	Avs

		Notes	1/14.3 2/5/80 2/5/80 2/5/80				2/4/80	2/4/80	2/3/80			
		Units	Λm	nA	nA	٧u	Λ/Λn	uV/Vu	дB	шA	mA	тА
-55°c	ec. Its	Max	9	150	[7	100	100	-	1	80	13
at -55	Spec Limits	Min	9-	-150	CO17-	001/-	-100	-100	92	-80	1	1.1
test data		次(十3万)	97.50 95.00 95.00 97.50	97.50 97.50 98.75 97.50	100 100 100 98.75	100 100 100 100	00.36	95.00	95.00	98.75	98.75	100
static t	= 80)	3(42€)	96.28 96.28 96.28 96.28	93.75 91.25 92.25	96.25 97.50 97.50 95.00	96.25 98.75 98.75 96.25	00.36	95.00	93.75	92.50	00.36	95.00 95.00
(4741)	e Size	٥	33.08 13.49 13.989 13.999	22.5 12.03 15.41 21.9	60.1 33.95 42.64 51.9	52.2 30.7 37.8 44.7	324.7	324.1	13.87	5.33	7.59	.553
type 03	a (Sampl	×	-4.31 .198 .177 610	-8.46 -6.19 -6.94 -5.60	-112 -57.3 -76.14 -103.1	-102.9 -51.1 -69.3 -96.0	76.1	77.2	113.1	-26.4	58.74	-4.76 -4.72
Device	Data	Migh		23.33 23.33 56.53	0.0 0.0 0.0 -52.9	0.0 0.0 0.0 -46.8	Q.55B	(1.55 B)	160.0	-11.6	74.95	-3.28
3-14.		Low	\$\frac{2}{4}; \frac{2}{4}; \fra	-56.0 -75.0	-265 -156.3 -195.3	-241 -120.8 -159.5 -207.0	0.42-	-23.0		-43.3	0.72	-5.71
Table	Voltages	VCM	19 19 19 19 19 19 19 19 19 19 19 19 19 1	2400	2.00 2.00	2100			+15	0	0	00
		FVCC	8884	8882	8882	2882	C	50	08	10	10	20 121
-	Pana-	Symbol	CIA	CIT	+ IIB	-IIB	22.2d -	-PSRR	CMR	Ics(.)	(-)so _I	ICC

		Notes		2/4/80		2/4/80					2/79/80	3/			uV/oc <u>2</u> /7/80	
(Continued		Units	Λ	Λ	Λ	Λ	Λm/Λ	Vm/V	Vm/V	Vm/V	Vm/V	V/mV	V/mV	Vm/V	20/An	PA/OC
	Spec. Limits	Max	1	-16	1	-15	1	ı	ı	'	'	1			25	1000
1,	Sp Lim	Min	16	ı	15	1	25	25	25	25	10	10			-25	1000
t data c		2(+ 3€)	97.50	95.00	98.75	95.00	52.86	100	98.75	00.36	00.36	96.25			96	97.5
static test data ct	(08)	(- 2 e)	97.50	95.00	98.75	95.00	00.06	88.75	93.75	95.00	95.00	96.25			95	95
	Size =	و	.102	7.99	.403	7.48	3.03K	3.15K	4.03K	1.94K	1.85	.592			42.73	130.7
Device type 03 (4741)	(Sample	×	18.76	-16.08	17.40	-14.87	1.74K	525.0	256.5	0.009	2.08	1.24			90.8-	77.94
vice t	Data	High	18.85	[8.7]	17.75	(7.63)	15.0K	9.0K	9.0K	9.0K	13.24	(t .72)			(16)	721.8
3-14. De		Low	18.2	-18.05	15.10	-16.90	-3.75K	-7.5K	-30K	16.39	CZ:J	(1 8.)			(-24.9	-261.2
Table 3	Voltages	T	10K	10K	2K	2K	10K	10K	2K	2K	10K	2K				
Ta	Volt	±Vcc	50	20	20	20	20	50	20	50	N	5			50	50
	Para-	Symbol	VoP(+)	VoP(-)	VOP(+)	VoP(-)	Avs(+)	AVS(-) 20	AVS(+)	Avs(-)	AVS	AVS	AVS	Avs	NIO DT	$\frac{\Delta^{I_{10}}}{\Delta^{T}}$

Table 3-14. Devise type 03 (4741) static test data at -5500 (Continued)

NOTES:

One op amp failed to meet spec. The failed limit is shown in the notes and the next inside limit is bracketed (). 71

More than one op amp failed to meet spec. The number of failures is shown next. 01

3/ No parameter meets the spec.

SON WAREN

		Notes			2/1/80	1/253						
		Units	υm	hn	hn	nA	N/An	nV/Vu	dВ	Мш	mA	mA
	c. ts	Max	5	52	-1	-1	100	100	ı	1	80	11
00	Spec. Limits	Min	-5	-75	-250	-250	-100	-100	92	-80	1	1 1
data at 25°C		%(+3 6)	98.75 98.75 98.75 98.75	98.75 98.75 98.75 98.75	100 100 100	100 100 100	97.50	98.75	97.50	100	100	100
static test	80)	%(±5 €)	92.50 92.50 92.50 92.50	92.50 90.00 90.00	93.75 98.75 95.00 93.75	95.00 97.50 95.00 93.75	96.25	95.00	93.75	95.00	95.00	95.00
	Size =	D	824 .814 .813 .813	10.17 4.74 6.48 9.22	45.6 27.2 32.7 43.4	41.9 30.6 40.0	4.57	5.26	11.63	9.21	7.55	.472
e 03 (4741)	(Sample	K	479 438 468 485	-3.85 -2.89 -3.26	-133 -66.1 -89.5 -116.1	-129.1 -63.5 -86.4 -113.0	942	3.21	114.5	-29.9	49.2	-4.17 -4.14
Device type	Data	High	2.01 1.98 2.02	22.5 9.75 13.5 20.0	-75.9 -36.8 -52.0 -66.1	-74.0 -33.5 -50.0 -63.7	9.50	16.0	160.0	-20.9	65.85	-2.91
5.		Low	-2.65 -2.495 -2.55 -2.595	-41.4 -17.62 -24.7 -37.5	-253.8 -123.5 -164.8 -222	(-231.5) -122.8 -163.0 -215.8	-23.0	-16.6	97.5	-56.6	37.15	-4.93 -4.90
3-1	ages	VCM	15	15	15	15			+15	0	0	00
Table	Voltages	+Vcc	2000	2001	2885	2000	20	20	20	1.5	15	20
	Para-	Symbol	Vro	IIO	+IIB	-IIB	+PSRR	-PSRR	CMR	Ios(+)	Ios(-)	Icc

		Notes													2/80	
ued)		Units	>	۸	>	Λ	Vm/V	Vm/V	Vm/V	Vm/V	Vm/V	Vm/T	ΔW/Λ	Vm/V	DC/VI	PA/OC
(Continued)	0 to	Max	1	-16	t	-15	1	ı	ı	ı	1	1			25	500
25°C (C	Spec. Limits	Min	16	ı	15	1	50	50	50	20	10	10			-25	-500
data at		₹(<u>+</u> 3 €)	98.75	100	100	100	97.50	98.75	98.75	100	98.75	98.75			95.00	97.50
static test	(00	S(-20)	98.75	977.30	98.75	100	04.76	92.50	97.50	97.50	98.75	98.75			95.00	95.00
(4741) sta	Size =	6	.0883	.3874	.318	.313	5.86K	137.3	5.52K	65.8	616	15.87			7.24	130.7
03	(Sample	×	18.88	-18.17	17.46	-16.7	.651	-442	1.52K	177	4.46	.305			-8.06	46.8
se type	Data	High	19.0	-13.1	17.85	-16.2	30K	-250	70.9K	343	310	15.7			9.99	721.9
5. Invice		Low	18.45	-13.4	16.75	-17.00	-30K	-1K	-5K	63.8	333	-138.9			Vome -104.3	Verito -261.3
5-15.	392.3	Ţ	10%	10%	33.	МС	10K	70%	110	2K	30%	K.			Veime	Verto
กลุ่มใด	Viltages	±Vgg	C)	00	06	08	50	08	06	50	15%	ın			50	C2
	Pr. 1781-	Symbol Symbol	Vop(+)	(-)40/	VoP(+)	VcP(-)	AVS(+)	(-)SAy	AVS(+)	(-)SAg	Ays	AVS	AVS	Ays	$\Delta \overline{\Delta}$	$\frac{\Delta^{\text{ILO}}}{\Delta^{\text{T}}}$

Device type 03 (4741) static test data at 25°C (Continued) Table 3-15.

CTES

One op amp failed to meet spec. The failed limit is shown in the notes and the next inside limit is bracketed ().

The number of failures is More than one op amp failed to meet spec shown next.

3/ No parameter meets the spec.

data
test data
static
3 (4741)
03
type
Device
3-16.
Table 3-16.

	Table	e 3-1	6. Device	ice type	e 03 (474,1)		static test	data at 1	125°c			
para-	Volta	ages		Data	(Sample	Size =	80)		Spec. Limits	c. ts		
Symbol	±Vcc	VCM	Low	High	×	ه	\$(<u>+</u> 2 6)	%(+ 3 6)	Min	Max	Units	Notes
OIA	28867	15	-3.11 -2.95 -2.97	0000 0444 0175	471 433 471 472	1.06 1.04 1.04 1.04	92.50 92.50 92.50 92.50	100 100 100 100	9-	9	μV	
TC	8880	200	-21.0 -8.5 -12.53	13.85 7.25 9.25 12.9	.740 1.32 1.10 1.00	6.55 3.07 4.12 5.80	95.00 96.25 97.50 95.00	97.50 98.75 98.75 97.50	-150	150	nA	
H H	38810	11500	-200.3 -86.6 -119.5 -167.8	-75.0 -29.4 -17.67 -53.3	-128 -53.3 -78.95 -108.7	29.4 18.1 21.04 27.5	96.25 100 100 97.50	100 100 100	-1	-300	nA	
-IIB	988 r	2 50	-202.3 -85.75 -119.8 -163.8	-78.6 -31.25 -51.0 -63.1	-129.3 -54.95 -80.2 -110.1	27.15 17.34 19.8 25.1	97.50 100 100 97.50	100 100 100	۲,	-300	nA	
+ 25 33	50		-26.95	10.2	-1.49	5.08	96.25	97.50	-100	100	uV/Vu	
-PSR3	20		-20.05	20.0	3.48	6.55	95.00	98.75	-100	100	uV/Vu	
CME	50	+15	95.2	141.6	9.111	9.65	95.00	98.75	92	1	dB	
Ios(+)	15	0	-53.8	-12.8	-27.0	13.5	1.00	100	-80	1	тА	
Ios(-)	15	0	16.75	54.8	32.8	13.2	100	100	1	80	шA	
Icc	20 15	00	-4.1 -4.09	-2.36 -2.32	-3.42	.401 .406	95 95.00	100	1	10	mA	

		s Notes					7	Λ	۸	V 2/7/80	۸	V	Λ	Λ	00	Do
		Units	Λ	>	>	Λ	Vm/V	Vm/V	Vn/V	Vm/V	Vm/V	V/mV	Vm/V	Vm/V	Oo∕∧¤	FA/OC
(Continued)	Spec. Limits	Max	1	91	1	-15	•	1	1	1	ı	ı			25	1000
- 1	Sr Lin	Min	16	1	15	1	58	25	25	25	10	10			-25	-1000
at 125°C		%(±3 6)	98.75	100	100	100	97.50	97.50	97.50	100	96.25	97.50			98.75	98.75
test data	(08 =	※(十2 6)	98.75	100	001	100	95.00	05.72	96.25	95.00	95.00	96.25			96.25	92.50
static t	Size	و	860.	.089	.353	.355	6.1K	.387	4.87K	22.1	256	280			3.02	38.1
(14741) s	a (Sample	X	19.0	-18.43	17.3	-16.7	249.	395	498	53.3	-34.5	-15.1			023	43.0
type 03	Data	High	1.61	-18.3	17.8	-16.2	30K	-189	30К	115.4	800.0	No			9.25	205
Device t		Low	18.65	-13.6	16.7	-17.2	-15K	-3K	-15K	17.96	-1.6K	-1.14K			-5.7	-70
	ages	J _U	NOT	NOT	170.	24.5	10K	10K	27.	2K	10K	3.K			VCM=O	VCN=C-70
e 3-16.	Voltages	-Vcc	20	00	00	50	20	03	CS CS	50	5	n			C 2	00
Table	Para.	Symbol	VoP(+)	Vop(-)	VoP(+)	Vor(-)	AVS(+)	AVS(-)	AVS(1)	AVS(-)	AVS	VAS	AVS	AVS	AVIO AT	ATTO Am

Table 3-16. Devise type 03 (4741) static test data at 125° C (Continued)

NOTES:

- One op amp failed to meet spec. The failed limit is shown in the notes and the next inside limit is bracketed (). 7
- More than one op amp failed to meet spec. The number of failures is shown next. 12
- No parameter meets the spec. 3

Table 3-17. Device type 03 (4741) dynamic test data

		Data @ 25°c	25°c	N	N = 19		/110 Rec	Rec		
Farameter Symbol	Min	Max	X	و	<u>x</u> -36	<u>X</u> +36	uiM	Max	Units	Notes
TR(tr)	11.	.12	311.	2400.	7660.	.1246	,	0.2	Sn	
TR(OS)	19	24	21.64	21.64 1.469	17.23	26.05	1	25	%	
SR(+)	1.32	1.47	1.36	.053	1.201	1.519	8.0	1	N/us	
SR(-)	1.32	1.47	1.36	.048	1.216	1.504	0.8	1	V/us	
CS	108	124	115	7.66	101	129	80	1	dB	
N ₁ (BB)	2.12	8.50	4.13 2.126	2.126	-7.2	10.58	1	5	uVims	
N1(PC)	< 1	18	3.32 3.97	3.97			,	50	иVpk	

		Units	ν'n	nα/cc	nA	PA/OC	nA	nA	n/An	UV/Vu
163	n.	Max	വസവ	20	300	5 00 200	777	777	1000	100
nded limits	GEOS Recomm	Min	N.W.N.	-20	-30	-500 -200	-325 -200 -200	-325 -200 -200	-100 -100 -100	-100 -100 -100
is recommended	a ge	Max	4.60 .3275 .4735	8.25 4.06	18.43 10.85 5.60	97.8 116.3	-45.6 -52.3 -44.63	-40.6 -51.36 -44.8	10.9 8.71 7.70	10.0 10.16 9.90
ve	GEOS Data Range	Min	-1.48 -1.485 -1.940	-71.69 -4.45	-45.4 -36.38 -19.07	-117.2	-284 -289 5 -223.4	-245 -260.0 -213.8	-5.85 -12.05 -16.4	-4.65 -8.25 -10.5
(4156) data	π.	Max								
03	JC-41 Recomm.	Min								
Device type	F	o Ç	-55 125	-55/25 25/125	-55 25: 125	-55/25 25/125	-55 125	-55 25 125	-55 125 125	-55 255 125
Table 3-18.		Vcc = +20V	$V_{\rm CM} = +15{\rm V}, -15{\rm V}, \ 0{\rm V} \stackrel{?}{=} V_{\rm CG} = +20{\rm V}, \ V_{\rm CM} = 0{\rm V} \stackrel{?}{=} V_{\rm CG} = +5{\rm V}, \ V_{\rm CG} = +5{\rm V}$	$_{\rm CM} = 0$	(Same As for VIO)	$V_{CM} = 0$	(Same as for VIO)	(Same as for V _{TO})		
	00 con	Symbol Symbol	VIO	Δ'ro Δ _m	TIO	$\frac{\Delta^{I_{10}}}{\Delta^{r_{1}}}$	+ITB	-IIB	#EST#	- PSR9

	Units	dВ	mA	mA	шA	шA	Δ	Λ	>
n.	Max	111	1 1 1	80 80 80		13	111	-16 -16 -16	1 1 1
GEOS	Min	76 76 76	-80 -80 -80	1 1 1		1 1 1	16 16 16	1 1 1	15 15 15
e e	Max	160.0 160.0 160	-20.9 -21.0 -13.0	62.05 46.75 22.3	-3.33 -2.45	-3.27 -2.91 -2.36	18.85 19.00 19.1	-17.95 -18.2 -18.5	17.75 17.80 17.75
GEOS Data Rang	Min	101.2 100.3 97.6	-28.9 -24.6 -15.9	48.35 36.8 16.8	-5.57 -4.91 -3.92	-5.52 -4.86 -3.87	18.8 18.95 19.0	-18.1 -18.4 -18.6	17.65
1 nm.	Max						1 1 1	-16 -16 -15	1 1 1
JC-4 Recor	Min						16 16 16	1 1 1	222
E	AD AD	-55- 125- 125-	12851 12852	-25 -25 125	139	-55 125 125	-55- -255- -255- -255-	-55 125	1285 1275 1275 1275
			$V_{GC} = \pm 15V$	Vcc - <u>+</u> 157	Vog = ±20V	Vcc = <u>1</u> 15V	$ ho_{f L}=10~{ m K}_{f A}$	R _L = 10 K.A.	PL - 2 K ~
	Symbol	CMR	Ios()		Jac	Icc	Vor(=)	(-)å0 _Å	Vop(+)
	JC-41 Recomm	Conditions TA Min Max Min Max Min $GEOS$ GEOS $GEOS$ $GEOS$ $GEOS$ $GEOS$ $GEOS$ $GEOS$	Conditions TA TA Max Min Max Min Max Min Max Min Mi	Conditions TA Recomm. Range GEOS VGC = #20V -55 Min Max Min Max Min Max Min -55 25 100.3 160.0 76 125 28.9 -20.9 -80 -24.6 -21.0 -80 -15.9 -13.0 -80	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	Conditions VGC = 420V	Parameter Sonditions TA Min Max Min GEOS Symbol TA Min Max Min Max Min Accomm. Recomm. CMR -55 Min Max Min Min Accomm. Recomm. Recomm. CMR -55 Min Max Min Min Min Accomm. Accomm. </td <td> Conditions TA Comm. Data GEOS </td> <td>Symbol Symbol S</td>	Conditions TA Comm. Data GEOS	Symbol S

		Units	۸	Vm/V	Vm/V	V/n/V	Vm/V	Vm/V	νπ/ν
(Continued)	S. n:n	Max	211	1 1 1		111	111	111	1 1 1
	GEOS Recomm	Min	111	000 000	0 U 0 10 O 10	222	522	91	100
recommended limits	4)	Max	16.95	9.0K 9.0K 30K	9.0K -270 -254	1.16K 15K 15K	652 375 61.5	2.40 1.6K	9:50 6:50 6:50
1911	GECS Data Ra n ge	Mîn	0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.0	-7.5K -30K -15K	-3.0K -625 -1.25X	-2-7 7-7-15 7-7-	136 155 21.4	-178 8K	-2.0 -2.0
data versus	.1 .aa.	Max	211 221	111	111	111	1 1 1		111
(9511)	3C-41 Recomm.	Min	111	25.55	858 858	855 855	2002	100	01101
93		40 40	287 287	-25 -25 -25 -25 -25 -25 -25 -25 -25 -25	7.0%	22.22	2.2.2.2	-55 125 125	1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1
ole 3-18. Device type		Voc 120V	√ Σ ≥ = T _ℓ (-)ā0 _Λ	4 % CL ≈ ₹	7. 10 K 4.	-4 % 5 ≈ T ₂ ; (-4-2 K.p.	V.C = 15 V.A.	$V_{0C} = +5V$ $V_{1} = 2 \times A$
Table		Symbol Symbol	(-)ā0 _A	A75(+)	Fy3(-)	AVS(+)	AVS(-)	AVS	g_{V}

EST AVAILABLE COPY BEST AVAILABLE COPY

Table 3-19. Device type 33 (4155) static test data at -55°C

	Notes										
	Units	мV	n.A	пА	nA	N/Nn	N/Vu	dB	mA	mA	mA
٠ س	Max	9	150	-1	-1	100	100	-	ı	80	13
Spec	Min	9-	-150	007-	-400	-100	-100	92	-80	1	1 1
	%(±3¢)	100 100 100 100	97.50 100 97.50 97.50	100 100 100 100	100 100 100	100	100	97.50	97.50	100	100
	%(+2€)	97.50 97.50 95.00 97.50	92.50 92.50 92.50 95.00	97.50 100 100 100	100 100 100 100	97.50	97.50	97.50	92.50	92.50	90.00
(ch = 40)	S	.331 .324 .308	10.99 5.52 7.12 9.94	65.28 30.08 41.3	64.0 30.1 40.9 56.1	4.05	3.70	12.33	1.686	3.27	.567
Sample Size	X	648 671 666 687	-4.61 -3.35 -3.92 -3.96	-145.7 -79.6 -102.4 -130.3	-141.4 -76.4 -98.6 -126.1	1.81	2.97	121.9	-26.87	55.64	79.77
Data (Sa	High	0088 0104 4.60 147	18.43 7.65 10.88 15.38	-78.28 -45.6 -58.7 -70.6	-73.2 -40.6 -53.2 -67.0	10.9	10.0	160.0	-20.9	62.05	-3.33
	мсТ	1.7.88	-45.4 -19.83 -27.38 -39.13	-284 -125.5 -172.E	-245 -126 -163 -215	-5.85	69. 77	101.2	-28.9	48.35	75.57
səSs	VCM	15 -35 0	21. 21.50	ಬೆಟ್ಟೆ00	2500			+15	0	0	00
Volta	~Vgc	8887	8882	5889	200	65	50	20	15	15	08. 13.
	Symbol Symbol	ClV	(II)	ш Н Н	-IIB	+ P2 33R	-PSRT	CMR	108(+)	Tos(-)	IGG

Device type 03 (4156) static test data at -5500 (Continued)

										-		
Do so of O	Voltages	sess	Ď	Data (Sample	iple Size	(01/ = 8			Spec. Limits	• 02		
Symbol	-Vac	R	Low	High	X	٩	\$(<u>+</u> 2 6)	≈(±3 €)	Min	Max	Units	Notes
VoP(+)	20	10К	18.8	18.85	18.825	.0253	100	100	16	ı	Λ	
Vov(-)	50	10К	-18.05	-17.95	-17.98	.0276	97.50	100	ı	-16	Λ	
VoP(+)	20	2K	17.65	17.75	17.72	.035	100	100	15	ι	Λ	
VoP(-)	20	2.8	-16.9	-16.8	-16.95	.0202	82.50	100	1	-15	Λ	
Avs(+)	20	10K	-7.50K	мос. 6	1.23K	3.97K	97.50	100	52	ı	Λω/Λ	
7 (-)	50	10%	-3.00K	мос. 6 моо	-501	1.60/tK	65.79	97.50	25	ı	Vm/V	
AVS(+)	20	2K	-2.73K	1.158K	198.0	156	92.50	95.00	25	ı	Vm/V	
A VS(-)	20	2K	136.4	652.2	293.7	115.7	97.50	97.50	25	1	Vm/v	
SA.y	ın	10K	(1.25)	5.40 0	1.647	.349	97.50	100	10	,	Vm/V	13/
Avs	5	2K	(971)	1.367	1.146	.132	100	100	10	,	V/mV	3/
AVS											Vm/V	
Avs											V/mV	
ÒVIO	20	VCM=0	69.47-	8.25	2.33	2.904	95.00	100	-25	25	Do/Am	
D. T.												
$\frac{\Delta^{I_{10}}}{\Delta^{I_{2}}}$	20	VcM=O	-117.2	97.8	11.13	35.23	95.00	97.50	-500	500	PA/OC	

Device type 03 (4156) static test data at -55°C (Continued) Table 3-19.

NOTES:

- One op amp failed to meet spec. The failed limit is shown in the notes and the next inside limit is bracketed ().
- The number of failures More than one op amp failed to meet spec. is shown next. NI
- 3/ No parameter meets the spec.

Table 3-20. Device type 03 (4156) static test data at 25°C

15 -1.485 .3275438 .347 92.50 10 15 -1.485 .3275438 .347 92.50 10 15 -1.485 .225443 .3316 92.50 10 16 -1.425 .2190443 .3316 92.50 10 17 -1.395 .213448 .3316 92.50 10 18 -36.38 10.85 -3.95 7.672 97.50 97 19 -280.36 6.550 -2.478 3.721 90.00 97 10 -21.38 9.325 -2.478 3.721 90.00 97 11 -289.5 -96.52 -164.3 52.49 100 10 12 -289.5 -96.52 -164.3 52.49 100 10 13 -289.5 -96.52 -164.3 52.49 100 10 14 -25 -12.95 -12.91 -2.051 4.548 90.00 10 15 -260.0 -92.63 -150.9 61.84 100 10 -24.55 -21.00 -22.47 .9379 95.00 10 10 -24.55 -22.950 -4.076 .473 90.00 10 10 -24.55 -22.950 -4.076 .473 90.00 10 10 -24.55 -22.950 -4.076 .473 90.00 10 10 -24.505 -22.950 -4.076 .473 90.00 10 10 -24.505 -22.950 -4.076 .473 90.00 10 10 -24.505 -22.950 -4.076 .473 90.00 10 10 -24.505 -22.950 -4.076 .473 90.00 10 10 -24.505 -22.950 -4.076 .473 90.00 10 10 -24.505 -22.950 -4.076 .473 90.00 10 10 -24.505 -22.950 -4.076 .473 90.00 10 10 -24.505 -22.950 -4.076 .473 90.00 10 10 -24.505 -22.950 -4.076 .473 90.00 10 10 -24.505 -22.950 -4.076 .473 90.00 10 10 -24.505 -22.950 -4.076 .473 90.00 10 10 -24.505 -22.950 -4.076 .473 90.00 10 10 -24.505 -22.950 -4.076 .473 90.00 10 10 -24.505 -22.950 -4.076 .473 90.00 10 10 -24.505 -22.950 -4.076 .473 90.00 10 10 -24.505 -22.950 -4.076 .4433 90.00 10 10 -24.505 -22.950 -4.076 .4433 90.00 10 10 -24.505 -22.950 -4.076 .4433 90.00 10 10 -24.505 -22.950 -4.076 .4433 90.00 10 10 -24.505 -22.950 -4.076 .4433 90.00 10 10 -24.505 -22.950 -4.076 .4433 90.00 10 10 -24.505 -22.950 -4.076 .4433 90.00 10 10 -24.505 -22.950 -4.076 .4433 90.00 10 10 -24.505 -22.950 -4.076 .4433 90.00 10 10 -24.505 -22.950 -4.076 .4433 90.00 10 10 -24.505 -22.900 -4.076 .4433 90.00 10 10 -24.505 -22.900 -4.076 .4433 90.00 10 10 -24.505 -22.900 -4.076 .4433 90.00 10 10 -24.505 -22.900 -4.076 .4433 90.00 10 10 -24.505 -22.900 -4.076 .4433 90.00 10 10 -24.505 -22.900 -4.076 .4433 90.00 10 10 -24.505 -22.900 -4.076 .4433 90.00 10 10 -24.505 -		Voltages	3 ges	Da	Data (Sar	(Sample Size	e = 40)			Spec Limit	• 102		
15 -1.485 .2275438 .347 92.50 10 -1.485 .2190483 .3316 92.50 10 -1.485 .2190483 .3316 92.50 10 -1.485 .2190448 .3316 92.50 10 -1.485 .2190448 .3316 92.50 10 -1.395 .213448 .3721 92.50 97 -15 -15 .45 .55 -2.478 3.721 90.00 97 -15 -289.5 -26.52 -164.3 52.78 100 -15 -289.5 -26.52 -164.3 52.78 100 -15 -289.5 -26.52 -164.3 52.78 100 -15 -289.5 -26.3 -187.4 32.45 100 -173.5 -52.3 -87.43 28.64 100 -173.5 -69.20 -113.4 32.45 100 -173.5 -69.20 -113.4 32.45 100 -173.5 -52.3 -87.43 29.49 100 -173.5 -69.20 -147.1 56.26 100 -225.11-85.00 -143.2 54.82 100 -225.11-85.00 -143.2 54.82 100 -226.13.160.0 118.9 11.87 95.00 10 -244.55 -21.00 -22.47 9379 95.00 10 -24.25 -2.250 -4.076 .473 90.00 10	-	1VCC	VCM	0	High	X	و		1	Min	Max	Units	Notes
15 -36.38 10.85 -3.95 7.672 97.50 97		22810	15 -15 0		.3275 .2190 .286 .213		347 331 338 312	anana	97.50 100 100 97.50	-5	5	Λω	
15		08 08 08 13 13 13 13 13 14 14 15 15 16 16 16 16 16 16 16 16 16 16 16 16 16	2000	36.38 15.54 21.80 31.88	10.85 5.05 6.500	mamm	7.672 3.721 4.882 6.884	70.0V	97.50 97.50 97.50	-75	75	nA	
15		2222	10000	289 132 173 244	86926	164. 87.4 113.	0100010	0000	100 100 100	-250	-1	nA	2/ 17/40
-12.95 8.715 -2.051 4.548 90.00 100 100 100 100 100 100 100 100 100		222	15 -15 0	50.05 33.2 25.9	-92 -51 -67	(O D H 2	t-000h	100 100 100	100 100 100 100	-250	-1	nA	04/9
-8.250 10.16 .512 4.26 95.00 100 100 100 11.87 95.00 97. -15 100.31 160.0 118.9 11.87 95.00 97. 0 -24.55 -21.00 -22.47 .9379 95.00 100 0 36.80 46.75 42.23 2.73 97.50 100 0 -4.205 -2.950 -4.076 .473 90.00 100		20		N	.71	Ci			100	-100	100	Δ/Λn	
0 -24.55 -21.00 -22.47		20		8.250	0.1				100	-100	100	uV/Vu	
0 -24.55 -21.00 -22.47 .9379 95.00 1 0 36.80 46.75 42.23 2.73 97.50 1		20	+15	00	.09	18.	1.8	10		92	1	ďВ	
0 36.80 46.75 42.23 2.73 97.50 1			0	24.5	[0]	22.4	.9379	5	100	-80	,	VIII	
00.00 674. 076.4- 076.2- 200.4-		15	0	.80	6.7	2	2	.	100	1	80	шA	
0 1-4.855 -2.905 -4.029 .477 90.00 1		55	00	-4.905 -4.855	-2.950	-4.076 -4.029	.473	90.00	100	1 1	11	mA	

Device type 03 (4156) static test data at 25° C (Continued) Table 3-20.


-	Voltages	ages	1-1	Data (Sample	umple Size	ze = 40)			Spec. Limits	. 23		
Symbol Symbol	±Vcc	F.	Low	High	X	b	%(±26)	7(+36)	Min	Max	Units	Notes
VoP(+)	20	10K	18.95	19.00	18.95	05.79 19700.	97.50	97.50	16	1	Λ	
Vop(-)	50	10%	-18.35	-18.20	-18.24	.0316	97.50	97.50	1	-16	Λ	
VoP(+)	20	ЖС	17.75	17.80	17.75	.0133	92.50	92.50	15	1	V	
Vop(-)	50	2K	-17.05	-16.95	-16.99	.0320	100	100	1	-15	Ų	
Ays(+)	20	LOK	-30K	NO.	-1.153K 5.34K	5.34K	97.50	97.50	50	1	$\Lambda / \mu \Lambda$	
A.78(-)	0.0	10K	-625	-27.0	-367	73.62	00.39	05.76	50	1	V/mV	
()SA-	CC	27.5	NO.21 NO.21-	15.0K	6.549	5.427K 92.50	92.50	100	20	1	Vm/V	
AVS(-)	00	2K	154.6	375.0	242.6	53.9	97.50	100	50	1	V/mV	
	5	10K	-177.8	6.768	-63.1	52.17	97.50	100	10	ı	V/mV	2/13/40
	N	2 X	1.347	56.60	3.172	4.55	95.00	97.50	10	-	V/mV	2/39/40
											Vm/V	
											Vm/V	

NOTES:

One op amp failed to meet spec. The failed limit is shown in the notes and the next inside limit is bracketed (). More than one op amp failed to meet spec. The number of failures is sho 15

). The number of failures is shown next.

No parameter meets the spec.



test data at 125°C
at
data
test
static
(4156)
03
type
Device type 03 (4156) a
3-21.
Table 3-21.

	Notes				14-11						
	Units	Λιι	nA	nA	n. <u>^</u>	Λ/ Λn	uV/Vu	dB	n.A	mA.	mA.
. 4. 03	Мах	9	150	-300	-300	100	100	-	1	80	10
Spec Limit	Min	9-	-150	-1	1-	-100	-100	94	-80	•	8
	(9 €∓);;	97.50 97.50 97.50 97.50	97.50 97.50 97.50 97.50	100 100 100	100 100 100 100	100	100	97.50	100	100	100
(0)	5(+26)	95.00 25.00 25.00 95.00	95.00 95.00 95.00	100 100 100 100	100 100 100	92.50	97.50	97.50	95.00	100	90.00
7 = 7	و	485 456 4691 454	4.35 2.167 2.722 3.905	39.32 17.29 23.80 34.6	39.0 17.16 23.44 33.62	99.4	5.057	13.02	.688	1.41	.365
1 "	X	365 -4119 -4037 342	939 0731 481 -1.184	-146.9 -68.1 -94.1 -127.2	-146.9 -68.29 -93.92 -125.7	-3.82	-1.24	116.4	-14.25	19.6	-3.23 -3.186
Data (Sample	High	4735 299 4010 383	5.60 3.750 3.750 4.55	-96.1 -44.63 -53.7 -84.83	-9/1.14 -144.80 -65.52 -87.8	02.7	9.90	160.0	-13.0	22.3	-2.395 -2.355
Da	Low	-1.940 -1.84 -1.925 -1.845	-19.07 -6.775 -10.175 -16.72	-223.4 -100.3 -135.5 -181	-213.8 -99.00 -133.8 -178	-16.4	-10.5	97.59	-15.85	16.8	-3.915
	VCM	15 -15 0	15 -15 0	751 0 0	21- 200			-15	0	0	00
Voltages	TACC	2220	8 886	998	266	000	CE	20	15	15	22
- 22.72.	Symbol	$\mathfrak{ol}_{\hat{h}}$	CII	SIT-	-IB	*PS3R	-PS:3	СМП	$^{\mathrm{Ios}(+)}$	Tos(-)	Ige

		Notes								2/ 16/40		2/11/40			9.5	
ed)		Units	Λ	Λ	Λ	Λ	Vm/V	Vm/V	V/mV	V/mV	ΔW/Λ	V/mV	Λ^{μ}/Λ	Vm/V	DQ/Am	PA/OC
(Continued	Spec. Limits	Max		-16	ı	-15	1	ı	1	-	-	•			25	1000
125°C (Spe	Mîn	16	1	15	١	25	25	25	25	01	10			-25	-1000
at		%(+3 6)	100	100	100	100	100	97.50	95.00	100	00.36	100		Apple 1870	100	97.50
c test data		\$(+2 6)	97.50	92.50	95.00	100	95.30	00.06	92.50	95.00	95.00	95.00			92.50	95.00
) static	e = 40)	6	.0277	.0368	.0531	96no.	6.18к	245.4	4.53K	10.50	1.89К	99.89			2.03	27.07
03 (4156)	nple Size	×	19.075	-18.51	17.62	-16.96	20.90	-411	-80.9	32.81	909-	-73.8			.756	25.47
type	sta (Sample	High	19.1	-18.45	17.75	-16.9	30.0К	-254.2	15K	61.48	1.6К	9.72			4.06	116.25 25.47
Device	Data	Low	19.0	-18.6	17.5	-17.05	-15.0K	-1.25K	-15%	21.40	-8к	-276			-4.45	-29.25
3-21.	Valtages	RL	10K	10K	N X	23.	XC1	NC1	УС	2.K	мсг	2K			ZeM=0	V _{CM} =0
Table	V.1.t	1700	Ci	50	C:	0	20	50	00	20	n	ſΩ			50	50
Ei	Para	Symbol Symbol	70P(+)	VoP(-)	VoP(+)	(-)do	A (15(+)	cz (-)s/vy	(+)SA7	AVS(-)	AVS	Ays	Ays	AVS	AVIO AT	AITO AT

Table 3-21. Device type 03 (4156) static test data at 125°C (Continued)

NOTES:

One op amp failed to meet spec. The failed limit is shown in the notes and the next inside limit is bracketed ().

The number of failures is More than one op amp failed to meet spec. shown next. انه

3/ No parameter meets the spec.

		Da	Data @ 25°c	၁၀	N = 20		/110 Rec	Rec	
Symbol	Min	Max	X	و		$\overline{\mathbf{x}}$ – 36 $\overline{\mathbf{x}}$ +36	Min	Max	Units
TR(tr)	11.	.13	.13 .1235	2900	9841. 4801.	.1436	ı	0.2	sn
TA(0S)	19.3	24.3	19.3 24.3 21.52 1.77	1.77	16.21 26.83	26.83	-	25	R
SR(+)	90.1	1.35	1.06 1.35 1.206 .086	980*	846.	.948 1.608	9.6	1	sn/n
SR(-)	1.09	1.32	1.09 1.32 1.203 .078	870.		.969 1.437	0.8	1	sn/n
CS	103		107.4	3.72	96.24	113 107.4 3.72 96.24 118.56	80	•	dВ
M1(BB)	2.83	2.83 4.24		2.90 .314	1.958	1.958 3.842	ı	5	.uVrms
$^{ m N}$ 1(PC)	V	6.0					1	50	иVрк

Table 3-22. Device type 03 (4156) dynamic test data

		Units	шV	o√∕nn	hu	PA/OC	P.A	ha	n/An	η/Λn
70	J.	Max	929		150 75 75		444	777.	1000	100
led limits	GEOS Recomm	Min	91519		- 15 0 -75 -75		-400 -250 -250	-250 -250	-100 -100 -100	-100 -100 -100
recommended limits	e	Max	(4.2) 4.58 5.14		$\binom{114}{43}$			(9-)	12 18.5 26	17 26.5 46.5
versus	GEOS Data Range	Min	-2.13 -1.9 -5.9		(-100) -68 -95.5		-363 -200 -112.8	-226 -159 -104.7	-26.8 -9.5 -35	-39.2 -50.5 -71.5
136) data	1.	Max	929	25 25	150 75 150	1000 500	ררר	777	100 100 100	100 100 100
type 04 (4136)	JC-41 Recomm	Min	929	-25 -25	-150 -75 -150	-1000 -500	-4 0 0 -250 -400	-400 -250 -400	_100 _100 _100	-100 -100 -100
ice type		TA OC	-55 25 125	-55/25 25/125	-55 25 125	-55/25 25/125	-55 25 125	-55 125	-55 25 125	-55 125
Table 3-23. Device		Conditions $V_{CC} = \pm 20V$	${}^{\rm V_{CM}}_{\rm OV} = +15{}^{\rm V}$, -15V, ov ${}^{\rm OV}_{\rm C} \otimes {}^{\rm V_{CC}}_{\rm C} = +20{}^{\rm V}$	$V_{CM} = 0$	(Same as for VIO)	$V_{CM} = 0$	(Same as for $_{ m V_{ m IO}})$	(Same as for V _{IO})		
		Symbol Symbol	VIO	∆vro _r\	CII	0I ₁ \(\sqrt{7}\)	+IIB	-IIB	+PSRR	-PSRR

		Units	дВ	mА	mA.	тА	шА	Λ	Λ	Λ
inued)		Max	111	111	80 80 80	13 11 10	12 10 9	1 1 1	-16 -15 -16	1 11 1
its (Continued	GEOS Recomm	Min	76 76 76	-80 -80 -80	1,11	1 1 1	1 1 1	16 16 16	1 1 1	15 15 15
ended limits	100000	Max	126.6 135.6 135.56	-31.4 -39.3 -35.2	87.15 78.3 61.8	97.0 97.0 98.0 98.0 98.0	8.88 8.12 8.13	18.85 18.95 19.1	-17.85 -18.15 -18.4	17.65 17.7 17.55
74	GEOS Data Range	Min	(81.25) 80.57 77.07	6	48.65 41.75 34.15	3.32 2.99 2.51	3.24 2.96 2.46	17.95 18 17.5	-18.0 -18.2 -18.6	16.75 16.75 15.9
data versus	·	Max	1 1 1	111	80 80 80	13 11 10	11	1 1 1	-16 -16 -16	111
(4136) da		Min	76 76 76	-80 -80 -80	1.01	1 1 1	1 1 1	10 10 10	1 1 1	15 15 15
10	E	40 +0	-55 25 125	-55 25 125	-55 255 1255	-55 -25 125	-55 -25 -255	-55 25 125	-55 25 125	125
Table 3-23. Device type		r Vcc = ±20V		Vcc = ±15V	$^{\perp}$ os(-) $^{\vee}$ cc = \pm 15V	Λ©Ω = 150Λ	Vog = 175V) RL = 10 K~	7. Tr = 10 K.	$Vop(+) \exists \mathbf{L} = 2 K \mathbf{A}$
Ta		Parameter Symbol	CMR	168(+)		55 I-79	TCC	VOP()	(-)dO _A	Vop(+

		Units	Λ	V/mV	V/nV	V/"V	V/.nV	Vm/V	V//V
inued)		Max	-15 -15 -15	1.1.1	111	1 1 1	1 1 1	111	111
limits (Continued	GEOS Recomm	Min	111	25 25 25	25.55	25	25 25 25	01001	10 10
		Max	-16.55 -16.55 -16.5	9K 30K 300K	9 K 9K 10K	9K 27.3K 10K	10K 9K 769	2.53 26.6 1.14K	2.23 34.8
reco	OECS Data Pange	UIM	-16.35 -16.95 -16.9	-30K -30K -20K	-6K -7.5K -5K	-7.5K -15K -3K	-3.75K -5K -750	1.36 -296 -16к	
(4136) data versus	1 mm.	Max	-15 -15 -15	1.1.1	1 1 1	1 1 1	111		
4136) d	JC-41 Recomm.	Min	1 1 1	25 50 25	25 25 25	25 50 25	25 50 25	10 10 10	10 10 10
type 04 (E	DC C	-55 25 125	-55 -25 125	-55 255 1255	-55 25 125	-55 255 125	-55 125 125	-55 25 125
Table 3-93. Device ty	1	$VCC = \pm 20V$	3 <u>L</u> = 2 KA	Ays(+) ^γ L = 10 K. μ	Ays(-) 7 = 10 K.s.	$AVS(+)$ $R_{\rm L} = 2 \text{ K.A.}$	$^{A}VS(-)$ $^{B}L = 2$ K.s.	Voc = +5V 3 <u>L</u> = 15 κ. ρ.	$V_{CC} = \pm 5K$ $I_{L} = 2K \Delta$
T(2)	9	Symbol Symbol	T _E (-)dO _A	AVS(+)	Ays(-)	Avs(+)	Ays(-)	SAV	Avs

		Notes	1/14.3	1/228.7 1/163.2 1/217	2/6/80	2/3/80			1/66.7	2/18/80	2/19/80	
	1	Units	шV	nA	nA	nA	N/Vu	N/Vu	ďВ	Мш	тА	шА
	ts.	Max	9	150	-1	-1	100	100	- 1	-	80	13
- 1	Limite	Min	-6 100	-150	004-	-400	-100	-100	92	-80	ı	t ş
t data at		%(±3 G)	100 98.75 100 100	98.75 96.25 98.75 98.75	97.50 95.00 97.50 97.50	97.50 97.5 97.5 97.5	52.86	100	98.75	5.76	98.75	100
static test	80)	%(+20)	95 98.75 96.25 96.25	97.50 96.25 97.5 97.5	96.25 93.75 96.25 96.25	93.75 95 95 94	96.25	95	56	5: 16	98.75	100
(4136) s	Data (Sample Size =	9	1.025 1.96 1.104 1.00	32.55 28 20.98 30.94	57.4 40.2 40.2 54.3	38.8 24.18 29.4 35.9	94.9	11.69	9.14	12.2	7.65	1.714
type 04 (X	1.37 1.30 1.195 1.48	-20.87 -8.6 -15.07 -20	-75.9 -35.3 -52.69 -70.47	-54.3 -26.6 -37.7 -50.9	-3.4	-11.87	102.6	-73.5	75.17	-6.04 -5.96
Device t		High	3.17 (4.2) 3.19 3.29	24.5 (114) 12.7 23	53 -17.7 -26.2	5.05 -7 -14.5	12	17	126.6	-31.4	87.15	-3.32 -3.24
3-24. De		мсТ	78 -2.13 -1.28 64	(-100) -104 -148 (-95)	-363 -184 -235 -343	-226 -137 -173 -207	-26.8	-39.15	(81.25	9	48.65	-9.46 -8.88
Table 3	tages	VCM	15 -15 0	15	15-15-0	15 -15 0			+15	0	0	00
Ta	Volta	±Vcc	2888	200	2885	2885	50	8	50	15	15	20 15
	Para-	Symbol	OIA	oI _I	+I _{IB}	-IIB	+PS:33	-PSRR	CMR	I _{OS(+)}	Ios(-)	Icc

		Notes		8				8		8	3/	3/		
		Units	Λ	۸	۸	Λ	V/mV	V/mV	Vm/V	V/mV	Vm/V	Vm/V	Vm/V	Vm/V
tinued	c. ts	Max	,	-16	1	-15	1	1	1	1-	,	1		
-55°c (continued	Spec. Limits	Min	16	•	15	1	25	25	25	25	10	10		
a at -55°		£(+3€)	98.75	100	98.75	100	98.75	100	100	100	98.75	98.75		
Device type O4 (4136) static test data at		(₹5€)	98.75	98.75	98.75	36.25	38.75	05	85.25	90	96.25	97.50		
static	e = 80)	6	760.	.034	.105	1.90.	5.24K	3.42K	3.6K	3.0К	745.	620.		
(4136)	ole Size	×	18.8	-17.85	17.55	-16.7	2.04K	405	1.48K	1.12K	1.65	1.135	65	
type of	Data (Sample	High	18.85	-17.85	17.65	-16.55	9K	9.K	ЭК	75K JOK	2.53	1.376		
Device	ũ	коп	36°21	-18.0	16.75	-16.85	-30K	-6K	-7.5K	-3.75K	1.36	1.00	(00) - 3	8
Table 3-24.	Voltages	; PL	10K	LOK	2K	NC Mc	10K	JOK.	25.	ЭК	lok	2K		
ple	Volt	-Vcc	50	20	50	50	20	50	8	50	10	:0		
Ta	Pare-	Symbol Symbol	VoP() 20	VoP(-) 23	Vop(+) 20	VOP(-)	65 (+) SVA	02 (-)SAy	AVS(+) 20	(-)8Ay	£vs	AVS	Ays	AVS

NOTES:

- One op amp failed to meet spec. The failed limit is shown in the notes and the next inside limit is bracketed (). नी
- The number of failures is shown More than one op amp failed this spec. 011
- 3/ No parameter meets the spec.

+										101		A Tomas
		Notes	-	2/ 2/72 (256)	2/2 2/72 246.5	(19.2)				2/6/72		
		Units	mV	nA	nA	nA	Λ/Λn	uV/V	dB	шA	mA	mA
	ts.	Max	5	75	-1	-1	100	100	1	1	80	11
25°C	Limits	Min	-5	-75	-250	-250	-100	-100	75	-80	•	1 1
data at		%(±36)	100 100 100 100	95.8 97.22 97.22 95.83	98.61 97.22 98.61 98.61	97.22 98.61 97.22 97.22	100	100	9.86	100	98.61	100
static test	72)	(75 - 10)%	98.6 94.4 95.8	93.06 97.22 94.44 93.06	94.44 97.22 95.83 94.44	97.22 95.83 97.22 97.22	95.83	91.67	4.46	90.28	93.06	100 100
(4136) sta	Data (Sample Size = 7	0	1.26 1.62 1.36 1.2	15.67 13.32 10.26 14.77	29.79 43.2 21.2 28.38	21.3 14.66 16.38 19.67	5.53	14.59	9.45	0.6	5.50	1.6 1.57
04		×	1.122 .821 .927 1.11	-13.59 -1 -9.11	-62.0 -24.5 -42.4 -55.96	-47.4 -23.5 -33.3 -45.18	5.25	-7.34	101.2	-65.2	64.3	-5.56
Device type		High	3.825 4.58 3.74 3.67	7.25 (43) 6.92 6.5	-26.1 (16.0) -16.92 -22.25	-20.5 (-4) -11.25 -21.75	18.4	26.5	135.6	-39.3	78.3	-2.99
		Low	-1.31 -3.3 -1.9	-68 -48.9 -46.2 -61.7	-200.5 -106.5 -141.5 -185.8	-159.3 -91 -118.2 -148.2	-9.55	-50.5	80.57	(†) (†)	41.75	-8.64 -8.12
le 3-2	ages	VCM	15 -15 0	115	15	15 -15 0			+15	0	0	00
Table	Voltages	±Vcc	20 20 20 20 20 20 20 20 20 20 20 20 20 2	2225	0000	2000	20	20	20	15	15	20 15
	Para-	Symbol Symbol	VIO	ITO	+1 _{IB}	-113	+PSRR	-PSRR	CMR	Ios(+)	Tos(-)	Icc

BEST_AVAILABLE COPY

		Notes									12	3/		
		Units	Λ	۸	Δ	Λ	Vm/V	V/mV	Vm/v	V/mV	Vm/V	Vm/V	Vm/V	V/mV
nued)	c. its	Max	-	-16	•	-15	•	1	1	1		1		
Conti	Spec. Limits	Min	91	,	15	1	9	50	50	50	10	10		
at 25°C ($\%(\pm 26)$ $\%(\pm 36)$	19.86	100	98.61	100	52.76	100	97.2	100	4.46	100		
Device type 04 (4136) static test data at 25°C (Continued)	72)	3(+20)	19.86	100	98.61	93.06	97.22	87.5	4.46	87.5	4.46	97.22		
tatic te	Size = 72)	و	111.	.033	.121	.058	M54.8	3.67K	5.53K	3.2K	52.4	.272		
s (9814)	Data (Sample	X	18.9	-18.2	17.54	-16.8	2.3K	608.8	2.5K	1.4K	-6.88	1.67		
ype 04	Data	High	18.95	-18.15 -18.2	17.7	-16.65 -16.8	30K	9K	27.3K	9K	9.92	2.2B		
evice t		MCT	18	-18.2	15.75	-16.95	-30K	-7.5K	-15K	-5K	-296	1.31		
	(1)	$^{\rm R}_{ m L}$	10K	10K	2K	2K	10K	10K	2K	2K	10K	2K		
Table 3-25.	Voltages	+Vcc	20	20	50	20	20	200	50	50	ľ	ın		
Table	Para-	Symbol Symbol	VoP(+) 20	VoP(-) 20	VoP(+) 20	VoP(-)	AVS(+)	AVS(-) 20	AVS(+) 20	AVS(-)	AVS	AVS	SAV	Avs
								-	TT-	84				

NOTES:

One op amp failed to meet spec. The failed limit is shown in the notes. The next inside limit is bracketed.

More than one op amp failed this spec. The number of failures is shown next.

No op amp meets the spec.

ले ले

		Notes	1,6.94 1,7.21 1,6.95 1,6.10	2/2/72	2/4/72	<u>2/3/7</u> 2 (83)						
		Units	Λш	hn	nA	nA	Λ/Λn	uV/Vu	dB	тА	шA	mА
	c.	Max	9	150	-1	-1	100	100	-	1	80	10
125°C	Spec Limits	Min	9-	-150	007-	-400	-100	-100	92	-80	•	1
data at		%(±3 6)	98.61 98.61 98.61 98.61	97.22 97.22 97.22 97.22	98.61 • 97.22 97.22 97.22 98.61	93.61 98.61 98.61 98.61	98.61	98.61	100	100	98.61	100 100
static test	72)	8(+2 €)	97.22 94.44 97.22 97.22	94.44 97.22 95.83 94.44	97.22 97.22 97.22 97.22	97.22 97.22 97.22 97.22	95.83	91.67	95.83	90.28	93.06	97.22 100
(4136) st	ize = 7	و	1.89 2.33 1.99	9.87 57.84 8.99 9.29	17.16 60.22 14.48 16.79	13.8 15.9 11.3	8.70	20.12	135.56	14.7	44.44	1.837
170	(Sample S	X	.396 63.6 .222 .374	-2.99 10.23 .544 -1.24	-47 -6.96 -28.25 -41.24	-43.12 -17.66 -28.83 -41.4	3.37	990.9-	70.77	-52.5	149.27	-5.109 -5.00
Device type	Data (S	uigh	4.295 5.14 4.28 4.11	11.0 (135.0 42.5 11.25	20.21 (8) -15.55	-23.6 (-6) -14.25 -23.25	26	116.5	135.56	-35.25	61.8	-2.505 -2.465
26. De		мсТ	(-2.8) -5.9 (-3.4) {-2.3}	-95.5 -35.55 -43.9	-112.8 -52.75 -76 -104.9	-104.7 -60.75 -78.25 -99	-35	-71.5	77.07	4.89-	34.15	-8.86 -8.13
le 3-	tages.	МСМ	11500	71.00 1000	NHO0	RT00			15	0	0	00
Tab	Volta	LVGC	2887	0000 m	8881	5557	00	000	20	15	17	35
	Para-	Symbol	512	C H	+IIB	T.	+2833	-PSR7	CHR	Ios(+)	Ios(-)	Icc

III-85

BEST_AVAILABLE COPY

		Notes										
7		Units	Λ	Δ	Λ	Λ	Vm/V	Vm/V	Vm/V	V/mV	Λω/Λ	νπ/ν
Inved	c. ts	Max	,	-16	,	-15	ı	ι	ı	ı		ı
Cont	Spec. Limits	Min	16	ı	15	1	25	25	25	25	OT	10
at 125°(5(+26) \$(+36)	19.86	98.61	98.61	100	19.86	100	100	97.2	19.86	98.61
saleab. Device were 04 (4156) static test data at 125 C (Continued	72)	2(+5€)	98.61	90.28	98.61	95.83	98.61	87.5	88.39	94.4	19.86	98.61
staric	Size = 72)	و	180	.036	.298	160.	35.6K	3.57K	2.82K	256	1.9K	6.001
(0517)	Data (Sample	×	18.98	-18.47	. 24g.	-16.67	5.3K	1.23K	1.74K	214	-254	-21.3
n'i be ou	Data	High	19.1	-13.4	17.55	-16.5	300K	ТОК	3С1	769	1.14K	34.8
Device		Low	17.5	-18.6	15.9	-16.9	жог-	-5K	-3K	-750	-16к	-800
0.	Voltages	Ri	10K	TOK	2K	ZK.	10K	ЭЭК	2K	2K	жот	2K
17	Volt	±Vac RE	08	0	50	80	Có	200	C	20	n,	rU
1.6.1	Para-	Symbol	Ver() 20	Vor(-) 20	VOP(1) 20	Vor(-) 20	Avs(+) 90	AVS(-) 20	05 (+) S√A	Ave(-)	Ays	AVS

COTES:

- One op amp failed to meet spec. The failed limit is shown in the notes. The next inside limit is bracketed (). 7
- More than one op amp failed this spec. The number of failures is shown next. ला
- 3/ No op amp meets the spec.

3-27. Device type 04 (4136) dynamic test data	Data @ 25° C N = 20 /110 Rec.	\overline{x} o $\overline{x}-3\sigma$ $\overline{x}+3\sigma$ Min Max Units Notes	.1945 .0258 .117 .272 - 0.3 uS	31.9 2.17 25.39 38.41 - 25 % 1/	5 1.145 .099 .848 1.442 0.6 - V/us	1.211 .075 .986 1.436 0.6 - V/us	122.8 4.93 108 137.6 80 - dB	15 2.53 .691 .46 4.60 - 5 uVrms	- 50 uVpk
Device type 04	σ N = 20	Ь						169.	
Table 3-27.	Data @ 25°	Max	.27	(6)	1.25	1.32	132	7 4.95 2.5	2
		Parameter Symbol Min	TR(tp) .18	TR(08) (%).2	SR(+) .83	\$C.1 (-)	115	N(BB) 1.7	N1(PC) <1

NOTE:

These failures were caused by fixture parasitics. The 4136 has an extra conversion DIP which changes its pin-out to be the same as for the other op amps. 7

BEST_AVAILABLE COPY

Comm. Type	LM148 LM148 LM148 LM148	LM148 LM148 LM148 LM148	48 1M1 148 1M1 148	1M148 1M124 1M124 1M124	LM124 LM124 LM124 LM124	3503 (E) 3503 (B) 3503 (F)
Device Type	001010	001	01 01 01	01 05 05	0000 0200	111
Curve Tracer Display	Offset Voltage vs Supply Voltage +IIB Current vs Common Mode Voltage -IIB Current vs Common Mode Voltage Common Mode Rejection	Power Supply Rejection Icc Current vs Vcc Voltage AVS Gain vs Loading @ $\pm V_{CC}$ = $\pm 15V$ AVS Gain vs Loading @ $\pm V_{CC}$ = $\mp 5V$	Offset Voltage of 10 Devices AVS Gain @ $\pm V_{CC} = \pm 5V$, $R_L = 50K$. AVS Gain @ $\pm V_{CC} = \pm 5V$, $R_L = 2K$. Common Mode Rejection of 8 Devices	Power Supply Rejection of 4 Devices Supply Current for 5 Devices Offset Voltage of 10 Devices AVS Gain © VGC = 5V, RL = 50K.	AVS Gain A + VCC = +5V, R _L = 50K L Effect of Feedback on AVS Gain Closed Loop Gain vs Loading AVS Open Loop Cain	AVS Gain Spread of 10 Devices AVS Gain Spread of 10 Devices Typical AVS of 10 Devices
Figure No.	3-10 3-11 3-12 3-13	3-15	3-18 3-20 3-21	3-22 3-23 3-24 3-25	3-26 3-27 3-28 3-29	3-32

Table 3-28 Curve tracer display directory




Figure 3-10.
LM148 S/N 141-1
Input Offset Voltage for Different V_{CC}'s (+V_{CC} = +15V, +5V)
VIO @ 0.2 mV/cm ↑
V_O @ 5V/cm →
VIO = -0.4 mV @
+V_{CC} = +15V
V_{IO} = -0.75 mV @
+V_{CC} = +5V




Figure 3-11.

LM148 S/N 141-1

Input Bias Current for Different Vcc's (+Vcc = +15V, +5V)

+IIB @ 5 nA/cm + VcM @ 5 V/cm + IIB = 20 nA @ +Vcc = +15V

+IIB = 13 nA @ +Vcc = ±5V




Figure 3-12.

LM148 S/N 141-1

Input Bias Current for Different Vcc's (+Vcc = +15V, +5V)

-ITB @ 5 nA/cm \rightarrow

Vcm @ 5 V/cm \rightarrow

-IIB = 19.5 nA @ +Vcc = +15V

-IB = 13 nA @ +Vcc = +5V




Figure 3-13.

LM148 S/N 141-1
Common Mode Rejection
@ VCC = +15V
VCM = +10V
\[\Delta VIN @ \overline{20} uV/cm \]

VCM @ 5 V/cm \[\Delta VCMR = \quad 20V \\ \overline{20} \quad \overli




Figure 3-14.

LM148 S/N 141-1

Power Supply Rejection

Ratio

+PSRR and -PSRR

VCC = +15V

VIN @ 0.1 mV/cm

VCC @ 5 V/cm

+PSRR = .09 mV = 9 uV/V

-PSRR = .06 mV = 6 uV/V




Figure 3-15.
LM148 S/N 141-1
Power Supply Current
@ V_{CC} = +15V
I_{CC} @ 0.2 mA/cm \
VCC @ 5 V/cm \
ICC = 1.3 mA @ \
+V_{CC} = +15V




Figure 3-16.
LM148 S/N 141-1
Open Loop Voltage Gain
As A Function of Loading
@ +Vcc = +15V, RL = 2K \(\),
10\(\) \(\), 50\(\) \(\),
VIN @ 10 uV/cm \(\)
VO @ 5 V/cm \(\)
+AVS @ 10K \(\) =
\(\) = \(\) = -1250 V/mV

-AVS @ 10K \(\) =
\(\) = -1666 V/mV




Figure 3-17.

LM148 S/N 141-1

Open Loop Voltage Gain

As A Function of Loading

\(\frac{0}{2} + \frac{0}{2} \text{C} = \frac{0}{2} \text{V}, \text{R}_L = 2 \text{K.L.}, \)

VIN @ 10 uV/cm \(\frac{0}{2} \text{V} \)

VO @ 5V/cm \(\frac{0}{2} \text{AVS} = \frac{0}{2} \text{V/mV} \)

AVS @ 2K \(\frac{0}{2} \text{L} = \frac{4V}{5} \text{uV} = 800 \text{V/mV}




Figure 3-18.
LM148D
Offset Voltage
of 10 Devices
@ +Vcc = +5V
RL = 2K L
Input @ 1 mV/cm
Output @ 1 V/cm




Figure 3-19. LM148D Gain Characteristic $\frac{+\text{Vcc}}{\text{R}_L} = \frac{+5\text{V}}{50\text{K}}$ Input @ 20 uV/cm $\frac{4}{50}$ Output @ 1 V/cm $\frac{4}{50}$




Figure 3-20.
LM148D
Gain Characteristic
@ +Vcc = +5V
RL = 2K...
(Note that the locus is different depending on the direction being swept.)
Input @ 10 uV/cm to output @ 1 V/cm-




Figure 3-21.
LM148D
Common Mode
Rejection Ratio
of 8 Devices
AV Input @ 20 uV/cm
VCM @ 5V/cm




Figure 3-22.
LM148D
Power Supply
Rejection Ratio
of 4 Devices

V Input @.2mV/cm
V @ 5 V/cm




Figure 3-23.
LM148D
Supply Current versus Voltage of 5 Devices
I @ .5 mA/cm + V @ 5 V/cm—




Figure 3-24.

LM124D

Offset Voltage
of 10 Devices

@ +VCC = 5V

-VCC = 0V

Input @ 1 mV/cm

Output @ 1 V/cm




Figure 3-25.
LM124D
Gain Characteristic
@ Vcc = 5V
-Vcc = 0V
RL = 50K \(\Omega\)
Input @ 20 uV/cm
Output @ 1 V/cm




Figure 3-26.
LM124D
Gain Characteristic

+Vcc = +5V
RL = 50K L

(The characteristic becomes non-linear with increasing load)
Input @ 20 uV/cm
Output @ 1 V/cm




Figure 3-27.
LM124J
Gain Characteristic
(Note the effect of feedback on gain and its linearity.)
Input @ 50 uV/cm
Output @ 5 V/cm




Figure 3-28. LM1245 Gain Characteristic with feedback and load resistance.




Figure 3-29.
LM124D
Gain Characteristic
(Note crossover distortion and gain non-linearity.)
Input @ .1 mV/cm 1
Output @ 5 V/cm




Figure 3-30.
RM3503ADC
Gain Characteristic
Input @ 50 uV/cm ↑
Output @ 5 V/cm →
(Minimum and maximum gains of 10 devices.)




Figure 3-31.
MC3503L
Gain Characteristic
Input @ 0.1 mV/cm f
Output @ 5V/cm —




Figure 3-32.
MC35031
Cain Characteristic
Input @ 0.1 mV/cm ↑
Output @ 5 V/cm

SECTION IV

QUAD COMPARATORS

Table of Contents

		Page
4.1	Background and Introduction	IV-1
4.2	Description of Device Type	IV-1
4.3	Discussion	IV-1
	List of Figures	
4-1	Comparator test circuit	IV-6
	List of Tables	
4-1	Proposed voltage comparator specifications	IV-3
4-2	Test conditions	IV-8

SECTION IV

QUAD COMPARATORS

4.1 Background and Introduction

Quad comparators are very useful devices for circuit mechanizations involving multiple comparators. As with the quad operational amplifiers, increasing the device density results in more function per watt, but fewer options per function because of pin out restrictions. Quite often comparators are used to interface between linear and digital circuits. Since digital devices have higher function to package ratios than linear devices, the need for quad comparators is obvious.

The 139 was selected for characterization because it is popular among users and it is multiple sourced.

4.2 Description of Device Type

The 139 quad comparator consists of four independent voltage comparators with a common set of power terminals. For single power supply operation the recommended voltage range is from 5V to 30V. Dual supply operation is also possible. Each comparator has a differential front end with PNP transistor inputs.

Each output is the open collector of an NPN current sinking transistor. Because of pin out restrictions offset voltage adjustment and strobing are not available options. Electrical performance characteristics as proposed by the JC-41 Committee are shown in Table 4-1.

4.3 Discussion

The characterization effort to yield the procedures and limits of the future MIL-M-38510/112 quad comparator specification involves a number of phases. The starting point is recommended tests and limits from the joint industry JC-41 committee. There are 3 sources of data planned for verification of limits:

- 1. GEOS tests of purchased devices.
- Manufacturer tests (performed by one source) of manufacturersupplied devices, unmarked and serialized.
- 3. GEOS tests of samples from (2) above.

Trends and anomalies are being checked on a Tektronix 577 curve tracers with a 178 linear IC plug-in. Correlation of the difference data sources will assure realistic device limits.

Figure 4-1 shows the initial standard test circuit and conditions for the quad comparator with the exception of response times t_{RIH} and t_{RHL}. This same circuit applies to the S-3260 and the MIL-M-38510/112 specification. The 577 curve tracer test circuit cannot be used directly without first adding a 15 K.O. pull-up resistor and a .047 uf compensation capacitor for each comparator. These modifications are made on the plug-in card.

The 577 curve tracer test circuit deviates from the standard test circuit in at least two respects:

- 1. The output is programmally loaded to ground with 50 K (min). (i.e. this load cannot be switched out.)
- 2. In the offset voltage mode R_s changes from 50 ohm to 550 ohm when the vertical sensitivity is switched from 0.5 mV/div to 1 mV/div.

Table 4-2 presents test conditions to be used with the figure 4-1 test circuit.

This task will be continued and completed on a future effort.

JC-41 (OP-AMP) 2/1/77

Table 4-1.
Electrical Performance

CONDITIONS: -55°C < TA < +125°C unless otherwise specified +5V s V+ s +30V -V=ØV RL=15K RS=10K

00100100100100100						LIM	LIMITS	
CHARACTERISTICS	SYMBOL			CONDITIONS	S	NIN.	MAX.	UNITS
Input Offset Vol-	VIO	V* = 30V V(VCM =0,28.5	Vour = 15V	TA = 25°C	-5	+5	
tage		V* = SV V(VCM =0,3.5V	VOUT = 1.4V	TA = 25°C	-5	+5	Am V
		$V^{+} = +30V V_{0}$	VCM = 0, 28V V	Vour = 15V	TA =-55°C & TA = 125°C	-8	8+	m/
		V* = 5V V(VCM =0,3V V	VOUT = 1.4V	T _A = 125°C	8-	+8	Λm
Input Offset Vol-	ΔΛΙΟ	V+ = 30V V(VCM = 0,	+25°C < TA <	< +125°C	-30	30	D₀/\n
Sensitivity	ΔI	Vour =15V	VOUT = 15V VCM = 0,	-55°C TA	25°C	-30	30	uv/°C
Input Offset	IIO	$V^{+} = 30V, V_{0}$	V _{CM} =0, 28.5V,	V _{0UT} = 15V	TA = 25°C	-25	25	nA
		V* = 5V V(VCM =0, 3.5V,	VOUT = 1.4V	TA = 25°C	-25	25	nA
		V* = 30V, V(VCM =0, 28V,	Vour • 15V	TA = 125°C	-25	25	nA
		$V^* = SV$, V_0	VCM =0, 3V	VOUT = 1.4V	TA = 125°C	-25	25	nA
		V* = 30V, V(VCM =0, 28V	Vour = 15V	TA = -55°C	-100	100	nA
		V+ = 5V V(VCM =0, 3V	Vour = 1.4V, $T_A =$, TA = -55°C	-100	100	nA
Input Offset Cur-	AT 10	V+ = 30V	+25°C TA	+125°C		-300	300	pA/°C
Sensitivity		VCM = 0, -5	-55°C TA	25°C		009-	009	pA/°C
Input Bias	IIB	V+ = 30V, VC	VCM =0, 28.5V,	V _{OUT} = 15V	TA = 25°C	-100	-1	nA
current		V+ = 5V V(VCM =0, 3.5V,	VOUT = 1.4V TA = 25°C	TA = 25°C	-100	-1	nA .
		V+ = 30V VC	VCM =0, 28V,	Vour = 15V	TA = 125°C	-100	-1	nA
		V+ = 5V VC	VCM =0, 3V,	$V_{OUT} = 1.4V$	TA = 125°C	-100	7	nA
		V+ = 30V, VC	VCM =0, 28V,	Vour = 15V	TA = -55°C	-300	-1	hA
		V* = 5V, VC	VCM =0, 3V,	VOUT = 1.4V TA = -55°C	TA = -55°C	-300	7	υĄ

Table 4-1.

Electrical Performance

Proposed Voltage Comparator Specifications for 139 CONDITIONS: -55°C < TA < +125°C unless otherwise specified +5V < V* + +30V -V=0V RL=15K RS=10K

CHABACTEBICTICS	Congo		OND TITLONG	17	LINITS	INTE
CIMPACIENTSITES	SIPIBOL	5	CONDITIONS	MIN.	I MAX.	2
Positive Supply	Icc+	+V=SV I _O =0	TA = 25°C		2	¥
Current		-V=0V	TA = 125°C		2	
			TA = -55°C		•	
		V* = 30V, I ₀ •0	TA = 25°C		3	m.A
			TA = 125°C		3	
			TA = -55°C		s	
Voltage Gain	AV±	Vc= +15V Vout = 10V Vout = 1 to 11V R _L = 15K	1L = 15K TA = 25°C	80		V/m/
			TA = -55°C	25		V/mV
			T& = 125°C	25		V/W
Response Time *	tRLJI	VIN = 100mV, VOD = 5mV, RL = 5.1Kg	.1Kg TA = 25°C		S	Su
Level		Vcc = 5V				
Response Time *	truit	VIN = 100mV V _{OD} = 5mV, R _L = 5.1Kn	.1kå TA = 25°C		S	Sμ
ligh to low Level		Vcc = SV				4000

* Sample Test Only

Table 4-1.

Electrical Performance

Proposed Voltage Comparator Specifications for 139

CONDITIONS: $-55\,^{\circ}\text{C}$ < T_A < $+125\,^{\circ}\text{C}$ unless otherwise specified $+50 \pm 0^{\circ}$ $+70 \pm 0^{\circ}$ $+300 \pm 0^{\circ}$ RL=15K RS=10K

CHARACTERISTICS	SYMBOL			CONDITIONS	LIM MIN.	LIMITS MAX.	UNITS
Strobe Current	ISTROBE				N/A		шА
Collector Output Voltage (Strobed)	Vo (STB)	Rs = IS	ISTB =		N/A		^
Input Common Mode	CHIR	V+ = 30V, VI	NCM =0 to 28.5V,	VINCM =0 to 28.5V, VOUT = 15V, TA = 25°C	76		98
Rejection Ratio		V* = 30V, VI	VINCM =0 to 28V,	VOUT = 15V, TA= -55°C + TA=125°C 76	٥٤ ٦٥		dB
		$V^* = SV$, V_{IN}	VINCM =0 to 3.5V,	VOUT = 1.4V TA + 25°C	70		dB
		$V^{+} = 5V$, V_{IA}	VINCM =0 to 3.0V,	Vour = 1.4V, TA+-55°C +TA=125°C	70		qB
High Level Out- put Voltage	VOII	IOH = NII	VID =		N/A		>
Output Leakage Current	10	V+ = 30V V0 = +30V	-55°C	-55°C < T _A < 25°C		·	γn
		$V_{ID} = <-15mV$ $V_{IC} = 0V$	25°C	25°C < TA < 125°C		1.0	hu
Low Level Out-	VOL.1 (25)	*Vcc =5V V, -Vc	V, -Vcc = 0 V, ISINK	V, ISINK=4 mA, VID > 15mV, VIC = 0V		400	VIII.
29	Vol.2 (temp)) +Vcc =5V V, -Vcc = 0	cc = 0 V, ISINK	V, ISINK≈4 mA, V _{ID} ≥ 15mV, V _{IC} = 0V		700	Λm
Output Sink	lor	VOL = 1.5V, VID ≥ 15mV	D ≥ 15mV VIC	T _A = 25°C	8.0	13	Am
Current		V+ = 5V		TA = -55°C	0.9		шА
				TA = 125°C	0.9		шА




Figure 4-1. Test circuit for static and dynamic tests

NOTES:

- 1. Test circuit pin conditions shall be as specified in the schedule of this figure.
- Subgroups, test temperatures and limits shall be as specified in Table III of the slash sheet.
- 3. As required to prevent oscillations. Also, proper wiring procedures shall be followed to prevent oscillations. Loop response and settling time shall be consistant with test rate such that any value has settled to within 5% of its final value before measuring. Suggested values shown may not ensure loop stability for all layouts. Actual compensation also shall be approved by preparing activity prior to use.
- Precautions shall be taken to prevent damage to the D.U.T. during insertion into socket.
- Any oscillation greater than 300 mV (pk-pk) shall be cause for device failure.
- 6. Relays Kl-K4 select the comparator under test. Idle comparators have IV applied to the (-) input to force their outputs to the low state.
- 7. These resistors are \pm 0.1% tolerance matched to \pm .01%. All other resistors are \pm 1% tolerance and capacitors are 10% tolerance.
- 8. Common mode rejection is calculated using the offset voltage values measured at the common mode range end points.
- 9. The relays shown indicate test connections only. All relays are shown in their de-energized states. Relay coils are not shown.
- 10. To minimize thermal drift, the reference voltage for gain measurement E_3 shall be taken immediately prior to or after reading E_{22} and E_{23} .
- 11. Saturation of the nulling amplifier is not allowed on tests where E value is measured.
- 12. The equations take into account both the closed loop gain of 1000 and the scale factor multipliers, so that the calculated values are in comparable units as listed in Tables 1 and 3 of the slash sheet.

Figure 4-1. Test circuit for static and dynamic tests (cont'd)

	Unit	Æ				An An				NA I				Yu				J./Vu	DA/VC	8	NA NA	1		Am.	Vm/V	
						, 12	~	•	•		(0	1)	2)	0.	3	3°	()			0.00					-AV=10	E23-E3
		_	2		4	50 (E1-E5			50 (E4-E8)		50 (E2-E10)		50 (E4-E12)	50 (E17-E1	50 (E1/-E2)		50 (E16-E4				1,7	8	6	0	1	-E22
	Equation				V10 = E4				I10 = 5					-IIB . 5		-IIB - 5					I - I		•		$\frac{1}{4}$ AV = 10	
p.	Unit	>				>				>				-					F		₽.	>		Ψ	P	>
Measured	Value	E1	E2	E	E4	Es	E	E,	E8,	E9	E10	E11	E12	E13	E14	E15	E16		25°C -		117	E18	E19	120	E21	E23
Pfn	No	7				7				7				7				11 -	104/1:		7	4		2	1	7
Relays	Energized	•				K5, K6				K6				K7				E1 @ 25°C) 103/ 25°C -	@ 25°C) 1	8 (K7, K8	K7, K8		к7, к8		
Pins 1	9	15v	-15v	8	1.40	15V P	-15v	8	1.47		-15v	8	1.47	15V	-15V	8	1.47	25°C) 10	(E1-E5)	E1-E2	00	_	8	8	100	-10v
Adapter P	5	300	20	150	20	300	24	15V	20	300	2	150	SV	300	20	150	5ν		GT-	20 log (30000/	8		8	8	150	15V
	7	•	•	•	•	,		,	•	,	•	•	,		•	•	•	OT -	10	log (300	4mA	6mA			
mmable	3	00	-28V	-15V	8	8	-28V	-15v	8	0	-28V	-15V	8	0	-28V	-15V	90	e (E1 @ T	1		00			88	-150	
Program	2	300	24	150	20	30V	20	15V	20	300	20	15V	SV	300	20	150	50	Calculate	Calculate	Calculate	300	15V 4.5V	4.5V		150	15v
	-	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•			Cal	-15v 30v	15V	15V	-15v	· ·	•
Parameter	Symbol	VTO	2			I.	10			+ I _{1B}				- I.a.	118			DV10/OT	DI10/DI	CPR	LCEX	VOI	70	Icc	+ AV	- AV

Table 4-2. Test conditions for use with figure 4-1 test circuit.

SECTION V

MIL-M-38510/101E SINGLE AND DUAL OPERATIONAL AMPLIFIERS

Table of Contents

		Page
5.1	Background and Introduction	V-1
5.2	Description of Device Types	V-2
5.3	Tabulation of Parameter Limit Changes	V-4
5.4	Discussion	V-5
5.5	Conclusion	V-7
5.6	Recommendations for Future Effort	V-8

List of Figures

Figure	Title		Page
5-1	QPL sources of device types		V-1
5-2	Device type 01 circuits		V-3
5-3	Device type 03 and 05, circuit C	,	V-9
5-4	Device type 04 and 06, circuit A		V-10
5-5	Device type 07		V-11

List of Tables

T a ble	Title	Page
5-1	Operational amplifier M38510/10101, /10102	V-12
5-2	Operational amplifier M38510/10103, /10105	V-16
5-3	Operational amplifier M38510/10104,/10106	V-20
5-4	Operational amplifier M38510/10107	V-24

SECTION V

MIL-M-38510/101E

SINGLE AND DUAL OPERATIONAL AMPLIFIERS

5.1 Background and Introduction

The op amp specification /101 is one of the more mature military linear documents. Even though it was at revision D when the contract effort began, a number of problems existed with it. GEOS effort aimed at resolving the problems so that IC vendors could more readily test and accept devices conforming to the specification without sacrificing reliability. The following device types are covered by this specification:

Device Type	Commercial Type
01	741A
02	747A
03	LM101A
04	LM108A
05	LH2101A
06	LH2108A
07	LM118

Although seven device types are cited, only four distinct sets of electrical specifications exist because some types are the "duals of others". Device types 02, 05 and 06 are the duals of 01, 03 and 04 respectively. As of May 12, 1977, the following manufacturers were on the QPL (Qualified Products List).

Manufacturer	01	02	03	04	05	06	07
AMD	PI	PII	PI	PII			
Fairchild	PI	PI	PI	PI		•	
National	PI	PII	PI	PI			PI
Intersi1	PI						
Raytheon	PI						
Signetics							
Motorola							
RCA							
T.I.							
Harris							

Note: PI - Fully qualified

PII - Conditionally qualified

PII qualification is dropped 30 days after any vendor achieves PI qualification.

Figure 5-1. QPL sources of device types

It is seen that, of the potential vendors, not many are qualified to make /101 devices. A telephone survey was made, initially, of all vendors to list their /101 problems. The vendor problems were studied and entered into matrix charts. Not all of the problems were valid, since some seemed to be misinterpretations of the specifications. A joint industry organization, the JC-41 Committee on Linear IC's, was also solicited for technical inputs to improve the /101 specifications.

5.2 Description of Device Types

5.2.1 Common Device Characteristics


Each of the following operational amplifiers have a number of common characteristics. They all have a differential input stage in order to provide high gain for differential signals and much lower gain for signals common to both inputs. The two inputs are called the inverting (-) and non-inverting (+) inputs. For each unique design different techniques are used to enhance the desired input characteristics. Low input-offset voltage, low bias current, high gain, high input impedance and high common-mode rejection are the main desired input characteristics. Next, a level-shifting intermediate stage exists to provide further signal amplification. This stage can be differential or single-ended with a variety of interconnections to the output stage.

The output stage almost always takes the form of a complementary emitter follower to provide a single-ended, low-impedance output signal. This stage is generally biased class A-B so that the conductive ranges of the sinking and sourcing transistors overlap. Otherwise a deadband would exist in the output signal. The resulting signal distortion, although reduced by the loop gain of the entire op amp in its application, may still be objectionable. Sometimes the output stage is biased class B, if low power dissipation is an important parameter. In /101 all of the devices have class A-B outputs.

All outputs have current-limit circuits to protect the amplifier from output shorts to ground or to either supply rail. The mechanization involves a transistor whose base-emitter junction is in parallel with an output resistor and whose collector goes to the base of the output-sourcing transistor. For the output-sinking transistor, the method is similar, except that the collector of the current-limiting transistor goes to an intermediate point. In either case, however, base drive to the output transistor is shunted away as the voltage drop across the current-limit resistor approaches $V_{\rm BE}$.


All op amps require frequency compensation to be built internally or taken care of externally. Without frequency compensation, any normal feedback application of the op amp would result in oscillations. This occurs when the sum of the phase shifts introduced by each gain stage exceeds 180° before the loop gain is "rolled-off" to less than 0 dB.

Device type 01, Circuit A



NOTE: All resistance and capacitance values are nominal.

Device type Oì, Circuit B



NOTE: All resistance and capacitance values are nominal.

Figure 5-2. Device type 01 circuits

5.2.2 Unique Device Characteristics

Additional descriptions unique to each device are as follows:

- 5.2.2.1 Device type 01 (741A) This device is an internally compensated, general purpose op amp. It has offset-voltage null capability and output short-circuit protection. Where high speed or low bias currents are not a requirement, this device should be given application consideration. Eight different circuit schematics are recognized in the specification. Circuits A and B of device type 01 are shown in figure 5-2.
- 5.2.2.2 Device type 02 (747A) This device is the dual of type 01 and has the same electrical specifications. An additional specification covers channel separation. Three circuit schematics are in the specification for type 02.
- 5.2.2.3 Device type 03 (LM101N) Lower input-offset voltage and current, lower bias currents and lower noise are the main improvements of this device over type 01. An external compensation capacitor is required for stability and bandwidth trade-offs. In order to achieve lower bias currents then type 01, the input stage is configured with latest PNP transistors Q3 and Q4 biased through a common current source. This can be seen in circuit C of type 03 shown in figure 5-3.
- 5.2.2.4 Device type 04 (LM108A) To achieve better front-end characteristics, this device is designed with super-beta transistors in the differential input. With an offset voltage of ±1 mV and bias current of 3 nA over temperature, this op amp has the best front-end specifications in the /101 family. Because of this characteristic, no offset voltage adjustment is provided. An external frequency compensation capacitance is required. For minimum power supply drain, this device is also the best in the family. As a consequence, though, the low current drain gives the type 04 the slowest slew rate and transient response characteristics. One of three recognized type 04 circuit schematics is shown in figure 5-4.
- 5.2.2.5 Device type 05 (LH2101A) This device is the dual of type 03.
- 5.2.2.6 Device type 06 (LH2108A) This device is the dual of type 04.
- 5.2.2.7 Device type 07 (LM118) Where fast slew rate and transient response is important, the type 07 is the best device in the family. Using internal feed-forward compensation, the type 07 has a minimum advertised slew rate of 50 V/us. In paying the price for this speed, the 07 has the highest supply current, offset voltage and bias currents of any in the /101 specification. A circuit schematic of type 07 is shown in figure 5-5.

5.3 Tabulation of Parameter Limit Changes

The following four tables list the parameters, test conditions and limit values of the device types in the /101 specification. Four columns of limits are shown, beginning with the intitial /101D values and ending with a

GEOS recommendation for /101E. The rough draft /101E specification submitted to RADC has the same limits as these GEOS recommendations. The middle two columns give the originating vendor's catalog values and the recommended values of the JC-41 Committee.

5.4 Discussion

5 4.1 Specification Change Guidelines

In making the recommendations for the /101E specification, the following guidelines were used.

- 5.4.1.1 /101D and its amendments were examined to ferret out mistakes and inconsistencies.
- 5.4.1 2 The loosening of limits was made with reluctance and then only when the vendors presented a strong and valid reason for them.
- 5 4.1.3 With any proposed specification "loosening" the interests of the user must be protected so that after the fact he is not forced to add special acceptance tests for the device to work in his circuits. This guideline cannot be guaranteed for user applications which are "shaky" to begin with.
- 5.4.1.4 The changes made, if in an "opening" direction, should have a high reward-to-risk ratio so that the benefits of increased yield and lower future cost do not result in reliability degradation.
- 5.4.1.5 There were many recommendations to loosen the -01 (741) specifications, but because of possible user problems, this was resisted. Next a second-tier 741 specification was proposed. This would have added a new device (-08) with specifications inferior to the -01. A dubious precedent would have been established. None of the vendors furnished device data to substantiate their requests for specification changes.

5.4.2 Reason for Specific Changes

The reasons for most specification changes are shown in the notes section of the parameter tabulations. Further discussion of the more significant changes follows:

- $5.4.2.1~{
 m I}_{10}$ Delta This sample test was deleted because it represents a change of a change and, as such, demands unwarranted time-drift stability of the test equipment.
- 5.4.2.2 $I_{OS(+)}$, $I_{OS(-)}$ For throughput considerations, short circuit current is measured automatically as are all other 100% d-c tests. Since only milliseconds of time are needed to make the test, device self-heating is minimal and the measured current is therefore greater than the steady state

- value. Consequently, the limits were raised. The test adequately checks this protective feature with a specified test time of $t \le 25$ milliseconds.
- 5.4.2.3 V_{10} ADJ (+), V_{10} ADJ (-) These tests were corrected and modified to insure that the adjustment range is one millivolt greater in the correct direction than the worst case offset voltage limits.
- 5.4.2.4 I_{CC} For power supply sizing purposes, this parameter is much more useful than power dissipation. By specifying I_{CC} at ± 15 V instead of ± 20 V, the user can conservatively determine current drain at either voltage (i.e. I_{CC} at 20 V = 20/15 I_{CC} at 15 V). It would be risky to go the other way.
- 5.4.2.5 V_{OP} Loaded voltage swing is measured from ground to the plus and minus output swing limits. Therefore, it makes more sense to specify it in this manner than to specify the sum as has been done in the past. Also a small swing in one direction cannot be compensated for by a large swing in the other direction.
- 5.4.2.6 TR (t_r), TR (OS) These transient response limits have given the vendors the most problems. Some vendors have alleged that the rise time and overshoot limits were initially established by taking the best numbers from mixed lots of devices (i.e., fast rise times with low overshoots).

In order to provide relief, the overshoot limits were relaxed across the board. The other alternative which JC-41 recommended was to leave the limits alone, but add 100 pF of capacitance across the feedback resistor of the test circuit. From transient response test observations at GEOS, this much capacitance masks the characteristics of the device under test. Instead GEOS recommends a maximum of 10 pF, including strays, while allowing wider overshoot limits than before.

- 5.4.2.7 SR (+), SR (-) With device type 07 in /101D a "lop-sided" slew rate existed with SR (+) = 75 V/us (minimum) and SR (-) = 50 V/us (minimum). This reflected the characteristics of vendor C's device. Since a user cannot generally take advantage of this peculiarity and since different vendor devices had different characteristics, it was recommended that symmetrical limits of ± 50 V/us (minimum) be established after vendors B and C had agreed to a ± 50 V/us spec. A third one, vendor A, had yield problems and would have preferred a ± 40 V/us spec. Since, in the case of type 07, slew rate is one of the most important parameters, GEOS recommends a firm stand on the ± 50 V/us slew rate limits.
- 5.4.2.8 ts (+), ts (-) Settling time was changed from a sampled test to a qualification test for several reasons.
 - 1) It is design dependent rather than lot dependent.
 - 2) Its value can be inferred from rise time and overshoot data.

5.4.2.9 N1 (BB), Ni (PC) - The JC-41 Committee recommended a new test circuit to measure broadband and popcorn noise. This method was reviewed and approved by GEOS. With this new method, nulling amplifier noise does not contribute to the noise of the device under test. As in /101D, the test time required to measure popcorn noise is 15 seconds.

5.4.3 /101 Document Corrections

The following change recommendations are offered to correct minor discrepancies in the /101 document.

- 5.4.3.1 In table III, tests should be added for V_{10} , I_{10} , $+I_{1B}$ and $-I_{1B}$ for the conditions V_{CC} = ± 5 V, V_{CM} = 0 at T_A = $-55^{\circ}C$ and T_A = 125°C. Table I does not exclude these conditions.
- 5.4.3.2 The symbol V_{opp} should be replaced with V_{op} wherever it appears to reflect zero-to-peak swing measurements.
- 5.4.3.3 The noise test circuit shown in /101, figure 10, could be eliminated by incorporating the same information in figure 8 and its associated table, (i.e., additional switches could accomplish this).
- 5.4.3.4 The /101 figure 8 test circuit and its associated table is very important for defining all test conditions. It would be easier to follow if the switches were replaced with relay contacts and if their configuration in the table were defined in terms of 1's and 0's to show their respective states. This is being done in the /110 quad op amp spec. A copy of its associated test circuit and table is attached in the quad op amp section of this report.
- 5.4.3.5 In Amendment 2 of /101D the schematic on page 17 is labeled "Device type 04 and 05, Circuit B". The "05" should be replaced with "06".
- 5.4.3.6 In figure 8, switch S6 shows an open for the condition to force the device under test (DUT) to zero at the output. It is bad practice to leave an op amp input "open" for noise considerations. A better solution is to eliminate S6 and define the desired voltage in the table.

5.5 Conclusion


The effort expended in modifying MIL-M-38510/101 was to make the document more usable to vendors and users alike. It was not a characterization effort in which devices were measured and analyzed. No raw data from any vendors was seen. Many of the changes were made to improve vendor throughputs and yield without affecting the basic reliability of the devices. Much of the work on this program is not readily visible or covered in this report. Consulting with vendors on problems and solutions did not necessarily result in changes to the /101 documents. The technical content of all such conversations has been entered in a log book. Trip reports and monthly progress reports also document related efforts.

5.6 Recommendations for Future Efforts

An important parameter which may require future effort is that of voltage gain, Avs. Many op amps have much higher gain than the commonly specified value of 25 V/mV over temperature. With these high open-loop gains, measured under load, thermal effects distort the measurement. Even the polarity of the gain measurement can be changed by the thermal effects. At present the specification does not define or exclude the thermal effects from the true open-loop gain. Since these effects are real, the specification should deal with them. Otherwise, the screening value of the parameter is lost. The effect of the thermal influence also changes with time. Pending any further analysis, it is recommended that the gain be measured at a high enough load resistance to minimize thermal effects.

BEST AVAILABLE COPY


Device types 03 and 05, Circuit C



NOTES:
1. All resistance and capacitance values are nominal.
2. For device type 05, the circuit shown is for each amplifier.

Figure 5-3. Device type 03 and 05, circuit C

BEST_AVAILABLE COPY




All resistance and capacitance values are nominal.
 For device type 05, the circuit shown is for each amplifier.

Figure 5-4. Device type 04 and 06, circuit A

BEST AVAILABLE COPY

Device type 07



NOTE: All resistance and capacitance values are nominal.

Figure 5-5. Device type 07

Table 5-1. Operational amplifier M38510/10101, /10102 (741A, 747A)

				١,			,				
Parameter	Conditions		/101D	Spec.	741A	Cat.	JC-41	Rec.	GEOS. 1101E	101E	
Symbo1		TA (°C)	Min	Max	Min	Мах	Min		Min	Max	Units
V _{T0}	77	25 -55/125	-3	6 4	-3	4	-3	6 4	-3	4	шV
$\frac{\triangle^{V_{10}}}{\triangle^{T}}$	V _{CM} = 0 V	-55/25 25/125	-15 -15	15 15	-15	15 15	-15 -15	15 15	-15 -15	15 15	D _O /Δn
110	77	25/125 -55/25	-30	30	-30	30	-30	30	-30	30	пА
	V _{CM} = 0 V	-55/25 25/125	-500	500 200	-500	500	-500	500 200	-500	500	pA/oc
+I _{IB} ,-I _{IB}	2/	25/125 -55/25	1	110 265		80 210		150 300		110	nA
Vro Delta	3/	25	-,5	.5	•				5	.5	mА
IIO Delta	/7	25	-3	3	•	•	-	•	•		nA
ItB Delta		25	-10	10					-12	12	P.P
+PSRR, -PSRR	5/, 6/	25 -55/125	0 -	50	1 1	50	-50	50 100	-50 -100	50 100	Λ/Λn
CMR	/9	-55/125	80	-	80	-	80		80	•	фВ
V ₁₀ ADJ(+) V ₁₀ ADJ(-)	/9	-55/125 -55/125	7.5		10	1 1	5	-5	ו פ	-5	шЛ
I _{OS} (+)	±V _{CC} =15 V, <u>7</u> / t € 25 ms	25/125 -55/25	-40	6-	-35	-10	09-		09-	1 1	шА
T _{0S} (-)	±V _{CC} =15 V, 7/ t ≤ 25 ms	25/125 -55/25	9	40 55	10	35 40		09		09	шА

Table 5-1 (cont'd) Operational amplifier M38510/10101, /10102 (741A, 747A)

	Units	Мш		мА		Ma	Δ	Vm/V	V/mV	ns %	» WHz	V/us	su	ф
1101	Max			4.2	3.4				•	800	67			-
GEOS, /101E	Min	/8/				/6	±16 ±15	50 25	10		12/	e. e.	=	80
41 Rec.	Max			4.2	3.8					800	02			•
JC-41	Min	/8/		•	1 1	/6	±16 ±15	50 25	10	1		e. e.		80
	Max	165 150	135	3.3	2.5	1 1	1 1	1 1	-	800	07 -			
741A	Min	•				1 0.5	±16 ±15	50 32	10	•	.437	.3	1-1	100
) Spec 741A Cat.	Max	165 150	135	•		1 1	1.1	1 1		800	07 -	, ,	1.1	•
/101D	Min	10 10	10			1 0.5	32	50 32	10	•	.43	6, 6,	1 1	80
s	TA (°C)	-55 25	125	-55	25 125	25 -55/125	-55/125	25 -55/125	-55/125	-55/125	-55/125	25/125 -55	25 -55/125	25
Condition	1/	/8		±V _{CC} =±15 V	/8/		R _L =10 K. Λ R _L =2 K. Λ	R _L = 2 K.Λ., 10 K.Λ.	$^{\pm V}_{CC}$ = $^{\pm 5}$ V, R_{L} = 2 K. Δ -	11/ V _{IN} =50mV	12/	13/ V _{IN} =-5-► +5 V Step	<u>14</u> /	
Parameter	Symbo1	* PD		* Icc		* Z _{1S1} , Z _{1S2}	* Vop	AVS (±)	AVS 10/	TR (tr)		* SR(+),SR(-)	ts(+),ts(-)	SO

Table 5-1 (cont'd) Operational amplifier M38510/10101, /10102 (741A, 747A)

Parameter	Conditions		/101D	Spec.	741A	Cat.	JC-4	JC-41 Rec.	GEOS,	1101	
Symbol	1/	TA (°C)	Min	Max	Min	Max	Min	Max	Min	Max	Units
N1 (BB)	15/	25	•	15	-	•	•	15	•	15	uV rms
NI (PC)	b	25		07	-	-	,	04	-	07	uV PK

NOTES:

*

1/ Unless otherwise specified, the supply voltages are $\pm V_{CC} = \pm 20$ VDC.

This parameter is tested at $\pm V_{CC}$ = ± 20 V with V_{CM} = 0 V, -15 V and +15 V and also at $\pm V_{CC}$ = ± 5 V with V_{CM} = 0 V. 5/

These end point parameters are only measured following life and burn-in tests. 3

ITO Delta should be deleted because it represents a small change of a change and is difficult to measure, ±ITB Delta should be sufficient. 4/

5/ Amendment 1 corrected the 0 (Min) limit.

6/ In /101D, ±PSRR, CMR and VIO ADJ were tested at 25°C only.

recommends no change in the short to the rails, but a precautionary note should be added to indicate JC-41 recommends that the short circuit be to ground instead of the opposite supply rail. that Ios protection cannot be guaranteed if TA exceeds 75°C. 7

It is recommended that PD at ±VCC = ±20 V be replaced with ICC at ± VCC = ±15 V because it is more meaningful parameter for the design engineer. 8

Parameters Z1S1 and Z1S2 should be deleted because they are not tested for in Table III and bias current limits over the common-mode range covers the DC input impedance (resistance). 16

Test method change is recommended such that VIO is not used in the AVS calculation, 10/ Table 5-1 (cont'd). Operational amplifier M38510/10101, /10102 (741A, &47A)

NOTES:

- GEOS data indicates that with CF = 100 pF, the device is masked. Instead GEOS Originally CF = 0 and many vendors had trouble with this spec. JC-41 wanted to make recommends a limit change and CF = 10 pF. CF = 100 pF. 11/
- GEOS recommends that this spec be deleted. It is calculated from 0.35/tr. 12/
- JC-41 and GEOS recommend AV points increased from ±1 V to ±2.5 V thus making the measurement more amendable to automatic test equipment. 13/
- Settling time is not tested because normal user need of this parameter does not warrant the required bench test effort. 14/
- A new test circuit exists in /101E. The new test eliminates nulling amplifier noise and is more accurate in distinguishing between broadband and popcorn noise. 15/

* Changed limits on test conditions between /101D and /101E.

Table 5-2. Operational amplifier M38510/10103, /10105 (LM101A, LH2101A)

		x Units	ММ	ο/Λη	Pи	0 pA/oc	An 6	5 mV	- An	S nA	Λ/Λυ	6	ФВ	MV	шА	Am C
	GEOS, /101£	Max	3.2	15	10 20	0 200 0 100	75 100			5 7.5	50	0 100	•	1 4	1 1	09
		Min	-2	-15	-10	-200	1	-,5	'	-7.	-50	-100	80	7+	09-	'
1	JC-41 Rec.	Max	3.5	15	10 20	0 200	75 100	.5	•	5 7.5	50	0 100	'	- 4-	1 1	09
	-	r Min	-2	-15 -15	-10	-200	1 1	5	-	-7.5	-50	-100	80	+4	09-	_
	LM101A Cat.	Max	3.5	5 15	0 10	200 30 100	- 75		1	1	1	(BB)	- (1 1	1 1	<u>'</u>
/ 60		Min	-2	-15	-10	-200						(80	80			
ייים ומדרים ו	ID Spec.	Max	5 1.5	15	10 20) 150) 100	100	4.	-	5 6.5	50	-	-	1 1	6-	40
	/1010) Min	-1.5	-15	5 -10	-150	5 1	4	-2	-6.5	0		5 90	5 7.5	5 -40	5 9
mb		TA (°C)	25 -55/125	-55/25 25/125	25/125 -55/25	-55/25 25/125	25/125	25	25	25	25	-55/125	-55/125	-55/125 -55/125	25/125	25/125
· obciaciona	Conditions	1/	2/	$V_{CM} = 0 V$	2/	V _{CM} = 0 V	2/	3/	4/4	1	5/, 6/		/9	/9	$ \begin{array}{c} \pm V_{CC} = 15 \text{ V}, \boxed{2}/\\ t \leq 25 \text{ ms} \end{array} $	±VCC=15 V, 7/
2	Parameter	Symbo1	010	\rightarrow \frac{\sqrt{10}}{\sqrt{T}}	110	$\frac{\triangle^{1}10}{\triangle^{T}}$	^{+I} IB, -IB	Vro Delta	L		_	-PSRR	CMR	V ₁₀ ADJ(+) V ₁₀ ADJ(-)	I _{OS} (+)	I _{0S} (-)
			*			*	45	*	*	*	*	*	*	* *	*	*

Table 5-2 (cont'd). Operational amplifier M38510/10103, /10105 (LM101A, LH2101A)

	Units	шМ	шА	MA	Λ	V/mV	V/mV	%	MHz	V/us	su	фВ
/101E	Max		3.5 3.0 2.5		-		•	800				-
GEOS,	Min	8/	1 1 1	76	±16 ±15	50 25	10	1 1	12/	.3		80
Rec.			3.5		1-1		-	800		1 1	1.1	
JC-41	Min	8/	111	/6	±16 ±15	50 25	10	1 1		.3	1.1	80
A Cat.	Max		3.0	1.1	1.1	1 1	-	-	1	1 1		1
LM101A	Min	111		1.5	±12 ±10	50 25	-	1 1	-		1.1	
/101D Spec.	Max	140 120 100	111	1 1	1 1	1 1	1	8 00 20	-	1 1	. 1 1	1
/101D	Min	10 10	111	1,5	32 30	100	10	1 1	.43	6. 5.		80
	TA (°C)	-55 25 125	-55 25 125	25 -55/125	-55/125	25 -55/125	-55/125	-55/125 -55/125	-55/125	25/125 -55	25 -55/125	25
Conditions	1/	/8/	±V _{CC} =±15 V		$R_{ m L}^{}=10~{ m K}_{ m A}^{}$ $R_{ m L}^{}=2~{ m K}_{ m A}^{}$	$R_{\rm L} = 2 \text{ K}$ a, 10 K a.	$^{\pm V}_{CC} \stackrel{\pm \pm}{=} ^{\pm 5} V$, $R_{L} = 2 K \mathcal{A}$	V _{IN} -50 mV <u>11</u> /	12/	13/V _{IN} =-5→ +5 V Step	14/	
Parameter	Symbol	P _D	CC	Z1S1, Z1S2	Vop	AVS (±)	AVS 10/	TR (tr) TR (0S)	BW	SR(+), SR(-)	ts(+),ts(-)	cs
		*	*	*	*	*		*		伏		

Table 5-2 (cont'd). Operational amplifier M38510/10103, /10105 (IM101A, LH2101A)

_	Parameter	Conditions		/101b s	Spec.	LM101	LM101A Cat.	JC-41	Rec.	GEOS,	GEOS, /101E	
	Symbo1	1/	TA (°C)	Min	Max	Min	Max	Min	Min Max	Min	Max	Units
*	* N1 (BB)	15/	25		10	•	-	•	15	•	15	uV rms
*	N1 (PC)		25		30			•	80	•	80	uV PK

NOTE:

Unless otherwise specified, the supply voltages are $\pm V_{\rm CC}$ = ± 20 VDC.

This parameter is tested at $\pm V_{CC}$ = ± 20 V with V_{CM} = 0 V, -15 V and +15 V and also at $\pm V_{CC} = \pm 5 \text{ V with } V_{CM} = 0 \text{ V.}$ 15

These end point parameters are only measured following life and burn-in tests. 3/

ITO Delta should be deleted because it represents a small change of a change and is difficult to measure, ±IIB Delta should be sufficient. 1

 $\frac{5}{4}$ Amendment 1 corrected the 0 (Min) limit.

6/ In /101D, ±PSRR, CMR and VIO ADJ were tested at 25°C only.

recommends no change in the short to the rails, but a precautionary note should be added to indicate that Ios protection at $T_A > 75^{\circ}$ C cannot be guaranteed. JC-41 recommends that the short circuit be to ground instead of the opposite supply rail. 17

It is recommended that PD at $\pm V_{CC} = \pm 20$ V be replaced with I_{CC} at $\pm V_{CC} = \pm 15$ V. 8

Parameters z_{1S1} and z_{1S2} should be deleted because they are not tested for in Table III and bias current limits over the common-mode range covers the DC input impedance (resistance). 16

Test method change is recommended such that V_{10} is not used in the AVS calculation. 10/

Table 5-2 (cont'd). Operational amplifier M38510/10103, /10105 (LM101A, LH2101A)

NOTES:

Originally C_F = 0 and many vendors had trouble with this spec. JC-41 wanted to make C_F = 100 pF. GEOS data indicates that with C_F = 100 pF the device is masked. Instead GEOS recommends a limit change and C_F = 10 pF. 11/

GEOS recommends that this spec be deleted. It is calculated from 0.35/tr. 12/

JC-41 and GEOS recommend $\triangle V$ points increased from ±1 V to ± 2.5 V. 13/

14/ Not tested.

15/ New test circuit in /101E.

* Changed limits on test conditions between /101D and /101E.

Units Do/An pA/OC Am TA I nA 절절 8 NII A B A 1.5 101E 2 4 2.5 5. 16 25 2 2 20 1 1 15 . . GEOS, Min -2.5 -.25 -2 -.2 -1-2.5 -16 96 N/A N/A -15 5 5 1 1 2,1 2.5 Max 4,5 5. 16 Rec. 25 13 2 2 2 6 Operational amplifier M38510/10104, /10106 (LM108A, LH2108A) JC-41 -2.5 -.25 Min -.2 -.5 -16 96 -15 -2 . . 5.5 ı . . Cat. Max 2.5 1.5 22 · 辛 2 20 ŧ ŧ LM108A -2.5 Min 96) -1. -.2 - 2 96 1 5.5 . . 1 1 1 1 Spec. .5 Max 2.5 7.4 .25 16 -7 25 2 35 . . /101D -2.5 -.25 -15 Min -1.5 -.2 -2 N/A N/A 4 5 -.1 96 5.5 0 1 -55/25 25/125 25 -55/125 -55/25 25/125 25/125 25/125 -55/25 25 -55/125 -55/125 -55/125 25/125 25/125 -55/25 (c) (c) -55/125 25 25 TA 7 7 Conditions 1/ 1413 15 9 19 $\pm V_{CC} = 15 \text{ V}$, t $\leq 25 \text{ ms}$ $\pm V_{CC}=15 \text{ V},$ t $\leq 25 \text{ ms}$ 15 15 > > 0 0 VCM = VCM = 9 5/, Table 5-3. $\mathfrak{E}\mathfrak{I}$ VIO Delta IIO Delta Parameter ITB Delta O ITO +IIB,-IIB AVIO T VIO ADJ VIO ADJ Symbol $\widehat{\pm}$ 3 +PSRR, V10 1IO CMR Los Ios * * * * *

Table 5-3 (cont'd). Operational amplifier M38510/10104, /10106 (LM108A, LH2108A)

	Units	тМ	шА	Ma	Δ	Vm/V	Vm/V	%	MHz	V/us	su	фВ
/101E	Мах		8. 9.				1	1000			1.1	•
GEOS.		8/	111	9/	±16 N/A	80	20		12/	.05		80
Rec.	Max		8.			1 1		1000	1	1 1	1 1	
JC-41		/8/		9/	±16 N/A	80 40	20	1 1	-	.05		80
Cat.		- 24 16	. 6 . 4	1 1	c=±15)		ı	1 1			1 1	-
LM108A	Min		111	30	(±13@V _{CC} =±15) -	80	•	٠.	-	1 1		1
Spec.		32 24 16	1 1 1		1 1		1	1000	•			1
/101b	Min	2 2 2		20 10	32 N/A	80 40	20	1 1	.35	.1	1.1	80
	TA (°C)	-55 25 125	-55 25 125	25 -55/125	-55/125	25 -55/125	-55/125	-55/125 -55/125	-55/125	25/125 -55	25 -55/125	25
Conditions	1/	/81	±V _{CC} =±15V		R _L =10 K. RL= 2 K.	R _L = 2 KΩ, 10 KΩ	$\pm V_{CC} = \pm 5 \text{ V},$ $R_{L} = 2 \text{ K.A.}$	$V_{\rm IN}$ =50mV $\frac{11}{}$	12/	V _{IN} =-5→ 13/ +5 V Step	14/	
Parameter	Symbol	* PD	* Loc	* Z1\$1, Z1\$2	* Vop	AVS (±)	AVS 10/	* TR (tr)	* BW	* SR(+),SR(-) V _{IN} =-5+ +5 V	ts(+),ts(-)	SD

Table 5-3 (cont'd). Operational amplifier M38510/10104,/10106 (IM108A, LH2108A)

Parameter	Conditions		/101D Spec.	Spec.	LM108	LM108A Cat.	JC-41 Rec.	Rec.	GEOS.	GEOS, /1016	
Symbol	1/	TA (°C)	Min	Max	Min	Max	Min	Max	Min	Max	Units
N1 (BB)	15/	25	•	1	•	•	15	•	15	•	uV rms
N1 (PC)		25		,			07	•	07	•	uV PK

NOTES:

1/ Unless otherwise specified, the supply voltages are $\pm V_{\rm CC} = \pm 20$ VDC.

This parameter is tested at $\pm V_{CC}$ = ± 20 V with V_{CM} = 0 V, -15 V and +15 V and also at $\pm V_{CC} = \pm 5 \text{ V with } V_{CM} = 0 \text{ V}.$ 2/

These end point parameters are only measured following life and burn-in tests. 3 ITO Delta should be deleted because it represents a small change of a change and is difficult to measure, $^{\pm}I_{1B}$ Delta should be sufficient. 1

/ Amendment 1 corrected the 0 (Min) limit.

 $\underline{6}/$ In /101D, ±PSRR, CMR and VIO ADJ were tested at 25°C only.

JC-41 recommends that the short circuit be to ground instead of the opposite supply rail. GEOS recommends no change in the short to the rails, but a precautionary note should be added to indicate that I_{OS} protection at T_A > 75°C cannot be guaranteed.

It is recommended that PD at $\pm V_{CC} = \pm 20$ V be replaced with I_{CC} at $\pm V_{CC} = \pm 15$ V.

Parameters Z_{1S1} and Z_{1S2} should be deleted because they are not tested for in Table III and bias current limits over the common-mode range covers the DC input impedance (resistance). 16

Test method change is recommended such that VIO is not used in the AVS calculation. 10/

Table 5-3 (cont'd). Operational amplifier M38510/10104,/10106 (LM108A, LH2108A)

NOTES:

Originally $C_{\rm F}$ = 0 and many vendors had trouble with this spec. JC-41 wanted to make $C_{\rm F}$ = 100 pF. GEOS data indicates that with $C_{\rm F}$ = 100 pF the device is masked. Instea GEOS recommends a limit change and $C_{\rm F}$ = 10 pF. * 11/

GEOS recommends that this spec be deleted. It is calculated from 0.35/tr. 12/

JC-41 and GEOS recommend △V points increased from ±1 V to ±2.5 V. 13/

14/ Not tested.

15/ New test circuit in /101E.

* Changed limits on test conditions between /101D and /101E.

Table 5-4. Operational amplifier M38510/10107 (LM118)

** Upo Belta ** Conditions **			_								_					
Parameter Conditions Appropriate Table 1910 Spec. In 1818 Cat. 156-4 Rec. GEOS/GEOS/GEOS/GEOS/GEOS/GEOS/GEOS/GEOS/			Units	υш	o/Λυ	тьА	pA/OC	nA	шV	nA nA	g	uV/V	фВ	ти	шА	Am.
Parameter Conditions amplifies HJOJIV/ALIO (MILL B) Act. 15. 196-41 Rec. Symbol 1		1101	Max	4 9	40	40 80	1000	250	1	- 25	3	100 150	•	<u>-</u>		65 65
Parameter Conditions T _A (°C) Min Max Min		GEOS.	Min	-4 -6	-40 -40	-40	-1000 -1000	1 1	-1	-25	3	-100 -150	80	<u>, , , , , , , , , , , , , , , , , , , </u>	-65	
Parameter Conditions T _A (°C) Min Max Min		Rec.	Мах	49	25 25	40	1000	250	1	25		100	•			65
Parameter Conditions $\frac{1}{1}$ 1		JC-41	Min	4-	-25	-40	-1000	1	-1	-25	3	-100 -150	80	7	-65	1 1
Parameter Conditions Symbol 100 Per Conditions Symbol 1 $\frac{1}{1}$		Cat.	1 1	40	1.1	5°c }	- 1	25°¢)				Min)				1 1
Parameter Conditions II, TA (°C) Min Max Symbol Conditions II, TA (°C) Min Max VIO $\frac{2}{\sqrt{10}}$ Conditions $\frac{2}{\sqrt{55/125}}$ -3 3 3 3 4 4 4 4 1 10 2 1 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2	(011170)	LM118	Min	-4 -6		~	-	(250 @ 500 @	•				80	1 1	1 1	1 1
Parameter Conditions Symbol 1/10 $\frac{2}{1}$ / VIO $\frac{1}{10}$ $\frac{2}{10}$ $\frac{2}{10}$ VIO Delta $\frac{1}{10}$ $\frac{2}{10}$ VIO Delta $\frac{1}{10}$ $\frac{2}{10}$ +PSRR, $\frac{2}{10}$ VIO ADJ(+) $\frac{1}{10}$ $\frac{1}{10}$ ADJ(-) $\frac{1}{10}$		Spec.	Мах	6 4	15 15	40	500	250	.5	25		100	•		-12 -15	40
Parameter Conditions Symbol 1/ 1/0 $\frac{2}{1}$ / VIO $\frac{1}{10}$ VCM = 0 V $\frac{1}{10}$ VCM = 0 V $\frac{1}{10}$ VCM = 0 V $\frac{1}{10}$ Delta $\frac{2}{4}$ / $\frac{1}{11}$ Delta $\frac{3}{4}$ / $\frac{1}{4}$ /	UTCOCIII	/101D		-3	-15 -15	-40	-500	1	5	-4-		01	80	7.5	-40 -55	12 15
Parameter Conditions Symbol 1/10 $\frac{2}{1}$ / VIO $\frac{1}{10}$ $\frac{2}{10}$ $\frac{2}{10}$ VIO Delta $\frac{1}{10}$ $\frac{2}{10}$ VIO Delta $\frac{1}{10}$ $\frac{2}{10}$ +PSRR, $\frac{2}{10}$ VIO ADJ(+) $\frac{1}{10}$ $\frac{1}{10}$ ADJ(-) $\frac{1}{10}$	ampiliter		T _A (°C)	25 -55/125	-55/25 25/125	25/125 -55/25	-55/25 25/125	25/125 -55/25	25	25		25 -55/125	-55/125	-55/125 -55/125	25/125 -55/25	25/125 -55/25
Parameter Symbol VIO \[\frac{\text{VIO}}{\text{T}} \] \[\frac{\text{VIO}}{\text{TB}} \] \[\frac{\text{VIO}}{\text{TB}} \] \[\frac{\text{VIO}}{\text{TB}} \] \[\frac{\text{VIO}}{\text{VIO}} \] \[\frac{\text{VIO}}{\tex	operational			77	$V_{CM} = 0 \text{ V}$	2/	$V_{CM} = 0 V$	2/	3/	/7		5/, 6/	/9	/9		
		Parameter	Symbol	* V10	$* \frac{\triangle^{V_{10}}}{\triangle^{T}}$	011	*	⁺¹ IB, -1IB			TIP DOLLAR	* +PSRR, -PSRR	CMR	* VIO ADJ(+) VIO ADJ(-)		

Units N/ns a MHz 101 E Max 800 0 8 7 1 1 . . 26 • GEOS, Min ±17 ±16 81 61 12/ 1 1 1 1 32 10 20 . . • JC-41 Rec. 0 8 1 1 (Delete Spec) ±17 ±16 81 61 1 1 1 32 10 20 20 • Table 5-4 (cont'd). Operational amplifier M38510/10107 (LM118) ±12@V_CC=±15 Max IM118 Cat. 1001 1 1 1 1 1 ı . • • 1 1 1 - 1 1 50 1 1 /101D Spec. Min Max 320 280 240 800 1 1 30 6 1 1 8.75 0.5 1 10 10 1 1 1 34 80 40 75 25 -55/125 T_A (°C) -55/125 25 25/125 -55 25 -55/125 -55/125 -55/125 -55/125 25 -55 25 125 -55 25 125 Conditions $\frac{1}{1}$ $R_{L} = 10 \text{ K} \Lambda$ $R_{L} = 2 \text{ K} \Lambda$ $R_{\rm L} = 2 \text{ K.a.},$ 10 K.a.±V_{CC}=±15 V 8/ $V_{IN} = 50 \text{ mV}$ SR(+), SR(-) $*13/V_{IN}=-5 \rightarrow +5V$ Step 81 $^{\pm V}_{CC} = \pm 5 \text{ V},$ $R_L = 2 \text{ K.A.}$ 12/ 14/ 2122 t3(+),ts(-) Parameter Symbol TR (tr) TR (OS) (+) 2 Z1S1, BW CS Vop $_{\rm Icc}$ AVS AVS PD * * * * * * * *

V/mV

Z

>

M

M

V/mV

%

qB

ns

Table 5-4 (cont'd). Operational amplifier M38510/10107 (LM118)

											-
Parameter	Conditions		/101D Spec.	Spec.	LM118 Cat.	Cat.	JC-41	JC-41 Rec.	GEOS, /101 E	3101/	
Symbol	1/	TA (°C)	Min	Max	Min	Max	Min	Max	Min	Max	Units
N1 (BB)	15/	25	-	•			•	25		25	uV rms
NI (PC)		25		-			•	80		80	uV PK

NOTES:

Unless otherwise specified, the supply voltages are $\pm V_{CC}$ = ± 20 VDC.

This parameter is tested at $\pm V_{CC}$ = ± 20 V with V_{CM} = 0 V, -15 V and +15 V and also at $\pm V_{CC} = \pm 5$ V with $V_{CM} = 0$ V. 5/

These end point parameters are only measured following life and burn-in tests. 3 ITO Delta should be deleted because it represents a small change of a change and is difficult to measure, IIIB Delta should be sufficient. 14

5/ Amendment 1 corrected the 0 (Min) limit.

6/ In /101D, ±PSRR, CMR and VIO ADJ were tested at 25°C only.

GEOS recommends no change in the short to the rails, but a precautionary note should be added to indicate that I_{OS} protection at $I_A > 75^{\circ} C$ cannot be guaranteed. JC-41 recommends that the short circuit be to ground instead of the opposite supply rail. 7

It is recommended that P_D at $\pm V_{CC}$ = ± 20 V be replaced with I_{CC} at $\pm V_{CC}$ = ± 15 V. 8

Parameters Z_{1S1} and Z_{1S2} should be deleted because they are not tested for in Table III and bias current limits over the common-mode range covers the DC input impedance (resistance). 6

Test method change is recommended such that VIQ is not used in the AVS calculation. 19

Table 5-4 (cont'd). Operational amplifier M38510/10107 (LM118)

NOTES:

- Originally $C_{\rm F}$ = 0 and many vendors had trouble with this spec. JC-41 wanted to make $C_{\rm F}$ = 100 pF. GEOS data indicates that with $C_{\rm F}$ = 100 pF the device is masked. Instead GEOS recommends a limit Originally G_F = 0 and many vendors had trouble with this spec. change and $C_F = 10 pF$. 11/
- GEOS recommends that this spec be deleted. It is calculated from 0.35/tr. 12/
- JC-41 and GEOS recommend $\triangle V$ points increased from ±1 V to ±2.5 V. SR(-) was specified at 50 V/us (Min). 13/
- 14/ Periodic inspection only.
- 15/ New test circuit in /101E.

* Changed limits on test conditions between /101D and /101E.

SECTION VI

MIL-M-38510/102, VOLTAGE REGULATORS

Table of Contents

		Page
6.1	Background and Introduction	VI-1
6.2	Description of Device	VI-1
6.3	Discussion	VI-4
6.4	Items for Future Consideration	VI-5

List of Figures

Figure	es	Page
6-1	Device block diagram	VI-2
6-2	Basic low-voltage regulator	VI-3
6-3	Basic high-voltage regulator	VI-4

SECTION VI MIL-M-38510/102

6.1 Background and Introduction

The voltage regulator specification /102 covers the detail requirements for a monolithic, silicon voltage regulator (commercial type 723). There were only two problems associated with the /102 specification when the contract effort began. First, the line-transient-response test limits could not be met by most manufacturers by a factor of 10, even though the limits were the same as those called out in the commercial specification. Second, the /102 specification was in need of clarification of the various test conditions, test circuit component values, test techniques and test parameters. Each test condition of /102 needed explicit definition.

6.2 Description of Device

The device specified by /102 is precision voltage regulator, equivalent to the commercial type 723. The device equivalent block diagram is shown in figure 6-1. Though used primarily for series regulator application, it can be operated with either positive or negative power supplies in series, shunt, switching, or floating modes. Several interconnection options are provided to extend the capability of the device in various applications. The internally generated reference voltage is buffered and brought out externally for use in a variety of connections. inverting and non-inverting inputs of the error amplifier are brought out externally to allow for additional flexibility. The collector of the internal power transistor is separated from the internal circuitry and is brought out externally. An offsetting Zener diode is provided for minimum external parts count in floating configurations when using the DIP package versions. The device provides for limiting the output current by either linear or foldback methods.

6.2 Description of Device - (Continued)





Figure 6-1. Device block diagram

The output voltage of the device, when used as a series regulator, is adjustable from 2 volts to 37 volts. The basic external circuitry for the device used in this mode is shown in figure 6-2 and 6-3. The device will supply output currents up to 150 milliamps without external pass transistors, but external transistors can be added to provide any desired load current. A capacitor (Cl) is required to roll off the error amplifier and provide frequency compensation. An external resistor divider network is used to obtain the desired regulated output voltage. A capacitor (CREF) is used to reduce the output voltage noise and ripple.




$$V_0 = V_{REF} \times \frac{R_2}{R_1 + R_2}$$

$$I_{REF} = \frac{V_{REF}}{R_1 + R_2}$$

$$R_3 = \frac{R_1 \times R_2}{R_1 + R_2} \le 10K \text{ Ohms}$$

Figure 6-2. Basic low-voltage regulator ($V_0 = 2$ to 7 volts)



$$R_3 = \frac{R_1 R_2}{R_1 + R_2}$$

Figure 6-3. Basic high-voltage regulator ($V_0 = 7$ to 37 volts)

6.3 Discussion

All of the original test limits of /102 were obtained from available commercial specification sheets. However, most manufacturers could not meet the line-transient-response test limits of /102 by a factor of 10. To alleviate this problem it was agreed to increase this limit from the original l millivolt/volt to 10 millivolts/volt, and at the same time increase the rise and fall times of the line-transient pulse used in this test from the original value of 500 nanoseconds to 1 microsecond. Laboratory evaluation of devices from several manufacturers showed that most devices could meet the new test limit.

6.3 Discussion - (Continued)

Previously, the test conditions of /102 were not clearly defined, and could lead to correlation problems between test techniques. To alleviate this problem, /102 was revised so that all test conditions which could affect performance of the device are now explicitly defined.

6.4 Items for Future Consideration

The standard circuit schematic of the 723 has two NPN transistors with common collectors, the inverting transistor of the input differential pair and the current limit transistor. A user of the device reports that, since these transistors have common collectors, some manufacturers have designated them into the same epitaxial "tub". A lateral PNP injection can occur, if sufficient care is not taken to separate the base diffusions when the base-collector junction of the current limit transistor is forward-biased. The base-collector junction of the current limit transistor is routinely forward-biased when the device is used in the switching mode. The problem causes an artificially high base voltage on the inverting input transistor due to the lateral current flow from the current limit transistor base region. The /102 specification does not presently contain a test that will uncover this type of design problem. The manufacturers that had this problem with their devices were all from Canada and do not build the device anymore. In the future, a test to uncover this type of problem may have to be added to /102.

SECTION VII

MIL-M-38510/103, VOLTAGE COMPARATORS

Table of Contents

		Page
7.1	Background and Introduction	VII-1
7.2	Device Description	VII-2
7.3	Table I Parameters and Limits	VII-3
7.4	Test Circuit	AII-50
7.5	Burn-in Circuit	AII-51
7.6	Table IV Operating Life Deltas	AII-51
7.7	Recommendations for Future Effort	VII-22
	List of Figures	
7-1	Typical schematic	AII-5
	List of Tables	
7-1	111 Comparison	VII-6
7-2	Electrical performance characteristics	VII-12

SECTION VII MIL-M-38510/103 VOLTAGE COMPARATORS

7.1 Background and Introduction

The slash sheet for voltage comparators originated in 1972, was revised in 1973, and amended in 1974. The specification prior to this 1977 revision included four device types:

Device Type	Descriptive Name	Commercial Type
01	Voltage comparator	710
05	Dual comparator	711
03 -	Voltage comparator/Buffer	LM106
04	Voltage comparator	111

A major task in this characterization effort was to resolve problems within the spec for device type 04, the 111 comparator, and to incorporate the changes into revision B. An additional device type, the LH 2111 (dual 111) comparator, was also added to the /103 issue.

In this slash sheet, the lll comparator is by far the most popular device from a user point of view, and most of the manufacturers were concerned only about curing the lll ills. (One vendor also requested minor changes to device type Ol and O2.) At the end of 1976, there were no qualified sources for the lll comparator. Even the inventor manufacturer made a point of this in a headline story in Electronics Buyer's News (Nov. 1, 1976), claiming that they had a "zero yield" to the existing spec.

Prior to this contractual effort, a proposed spec revision of /10304 was prepared at RADC and was issued via DESC to manufacturers and users (especially F16 Program users) for comments. This drawing, referred to as the "DESC Drawing" for the 111 and the dual 111 comparator, was delivered to GEOS along with comment letters from Advanced Micro Devices, Motorola, Texas Instruments, and National Semiconductor. During the next several months, many additional comments were received (mostly verbal) from attendees at JC-41 meetings. Data for forty-one 111 devices from two vendors taken on the Tektronix S3260 Test System at RADC, was later forwarded to GEOS. All of this information was reviewed, and the main effort centered upon revising the DESC drawing for the 111 comparator.

7.2 Device Description

The 111 comparator features very low input bias currents (100 to 200 nA max), a differential voltage range of +30, a wide range of supply voltages (five volts single to +15 volts dual), and high output voltage and current (50 volts, 50 milliamperes). A typical schematic is shown in figure 7-1.




Figure 7-1. Typical schematic

The input differential stage (Ql, Q2) has a high emitter-base breakdown voltage in order to provide the ± 30 -volt differential input voltage. The current source which supplies the input stage bias can be raised to increase the input slew rate by connecting the BALANCE and BALANCE/STROBE terminals to $\pm V_{CC}$. Offset balancing can be achieved by connecting a potentiometer to these terminals, with the wiper connected through a resistor to $\pm V_{CC}$. The BALANCE/STROBE terminal can be used to

7.2 Device Description - (Continued)

strobe the device via an external transistor switch. The output can drive loads referenced to ground or to either supply. The emitter-follower output (pin 1) can be used to drive loads like lamps and relay coils; however, the device is difficult to stabilize in this configuration.

7.3 Table I Parameters and Limits

Extensive changes were required to the table I parameters and limits in order to characterize a more producible lll comparator. Since there were no qualified sources for the part, user impact was not a driving force. Some of the users at the JC-41 meetings indicated that they perform their circuit designs using the industry data sheet (or the published catalog information). Some of the users may have based their designs upon the existing /103A, which has very tight limits on many parameters, and which also had some obvious errors. These users should have encountered great difficulty in procuring devices to that specification. For the (assumed) small number of such users, it is recommended that they reassess the impact of the new /103B limit changes on their designs.

Regarding the sources of information provided to GEOS (listed in 7.1) for this investigation, the following comments provide additional detail:

MIL-M-38510/103A

- This formed the basis from which a new revision would be issued. Table I was not in good agreement with the test procedures of table III, and, in that sense, table I was misleading.

DESC Drawing

This document had already been circulated for comments, and provided a useful working spec, considerably improved over /103A. The rationale for limit changes was not known to GEOS, however.

Manufacturer Comment Letters Many of the letters for the most part commented on the DESC drawing. Some manufacturers obviously had not done a thorough review and had very few comments at first. (Obvious errors in the comment copy were not recognized by these manufacturers.) There was not a great deal of consistency in the maker comments,

7.3 Table I Parameters and Limits

Manufacturer Comment Letters - (Continued) (i.e., each was having his own particular difficulties) although there were certainly some common problems shared by all.

JC-41 Committee

This committee was very effective in resolving many of the differences among manufacturers, and in weeding out comments and complaints that had no validity. Through the process of open-table discussions, additional problems were identified and solved effectively. Considerable weight was placed on the committee decisions, since user, maker, government and GEOS took part in the resolution of the problems. Unfortunately, no data was provided by any of the manufacturers.

RADC Data

This data was taken on the Tektronix S3260 Test System. Much of it was taken at the three temperatures of interest (+125°C, 25°C, and -55°C). The majority of the data was taken on devices from one vendor (32 devices of 41). Of the 32 devices, 27 were of an older design that indeed showed many parameter failures. The new design from that vendor showed much better performance, but the sample was also very small (five pieces). Nonetheless, the data provided a source of information that could substantiate a problem with tight limits, but could not be used to verify limits, due to the small sample size.

7.3 Table I Parameters and Limits - (Continued)

RADC Report

Previous work performed by another characterization activity under contract F30602-74-C-0127, "Electrical Specification of Linear Integrated Circuits" was also reviewed, and the results of that effort were applied to the current characterization effort, where appropriate.

GEOS interfaces regularly with the Naval Weapons Support Center (NWSC) in Crane, Indiana concerning components for Fleet Ballistic Missile (FBM) equipments. The lll comparator is presently procured for GEOS in accordance with NWSC drawing 3203068, "Specification for G-504 Microcircuits", which is in close agreement with 38510/103A. NWSC reports that there have been "massive problems on most Group A parameters. VIO, IIO, IIB, etc were especially bad" referring to one vendor's parts. In a lot of 140 pieces procured from another major source, NWSC reported the following failures:

+25°C	+125°C	-55°C
8 AVC 3 VIO 3 VOL1 1 ICC (total of 13 units)	l IIO 2 VIO (total of 3 units)	17 V _{IO} adj- 2 V _{IO} adj+ 1 V _{OL3} 1 V _{OL4} 1 A _{VE} (total of 18 units)

This information was also considered in this investigation.

7.3.1 Comparison of Limits

Table 7-1 shows a comparison of limits obtained from several sources. The column heading "GEOS/103B" identifies the final GEOS recommendations for the new revision of 38510/103B. Table 7-2 is from /103B, table I.

7.3.2 Offset Voltage

Offset voltage is tested with split supplies (+ 15 volts) over the common mode range, and over the temperature range; with a single supply (+5 volts) at zero common mode over the temperature range; at raised input current with dual supplies over common mode and temperature, for the total of 21 tests. Since offset does vary in all of these different configurations, it is necessary to perform the tests in order to guarantee performance.

Table 7-1. 111 Comparison

BRICKLE WE	Conditions +Vcc = +15V Unless Otherwise	1/ TA	38510 /103A	
Parameter		(oc)	Min	Max
v _{IO}	Rs = 50 L VIC = 0; 13, -14.5 V	25 -55 to 125	-2 -3	+2 +3
v _{IO}	$R_S = 50 , V_{IC} = 0$ $\pm V_{CC} = \pm 2.5 \text{ V}$	25 -55 to 125	-2 -3	+2 +3
VIO(R)	RS = 50 A VIC = 0, 13, -14.5V VBAL = VBAL/STB = +VCC	25 -55 to 125	-2 -3	+2 +3
\O\O_\T	$Rs = 50$ Ω	-55 to 125	-2	+2
IIO	$R_{S} = 100 \text{ K.s.}$ $V_{IC} = 0, 13, -14.5V$	25 to 125 -55	-10 -15	+10 +15
I _{IO(R)}	RS = 100 K A VIC = OV VBAL = VBAL/STB = +VCC	25 to 125 - 55	-10 -15	+10 +15
T	Rs = 100 K.s.	25 to 125 -55	-20 -50	+20 +50
+I _{IB}	Rs = 50	25 to 125	-100	0
(same 5	VIC = O	- 55	-125	0
202383296	$V_{IC} = -14.5V$	25 to 125	-100	0
-I _{IB}	(Same as above for +IIB	- 55	-125	0
V _O (STB)	R = 50.1. ISTB =-3.0 mA	-55 to +12 5	-	-
CMR	$R_S = 50 \Lambda$ $V_{IC} = 13, -14.5V$	-55 to +125	80	-

Table 7-1. 111 Comparison

Orig LM1	ğ. 11	DES Dwg		JC-	JC-41 GEOS /103B			
Min	Max	Min	Max	Min	Max	Min	Max	Units
-3 -4	+3	-2 -3	+2 +3	-3 -4	+3 +4	-3 -4	+3 +4	mV mV
-	-	-2 -3	+2 +3	-3 -4	+3 +4	-3 -4	+3 +4	Vm Vm
- 1	-	2 1-4	+2 +4	Del	ete	-3 -4.5	+3 +4.5	mV mV
	-	-25	+25	-25	+25	- 25	+25	µv∕°c
-10 -20	+10 +20	-10 -15	+10 +15	-10 -20	+10 +20	-10 -20	+10 +20	nA nA
- 3	-	-25 -50	+25 +50	Del	Lete	-2 5 - 50	+25 +50	nA nA
-	-	-70 -150	+70 +150	-100 -200	+100 +200	-100 -200	+100 +200	pA/°C pA/°C
-100	0	-100	+0.1	-100 @25°	+0.1	-100	+0.1	nA
-150	0	-125	+0.1	-150 @-55/1	+0.1	-150	+0.1	nA
-100	0	-100	+0.1	-150 @250	+0.1	-150	+0.1	nA
-150	0	-125	+0.1	-200 @ - 55/1	+0.1	-200	+0.1	nA
-	-	14	-	14		14		V
-	-	80	-	80	-	80	-	dВ

Table 7-1. 111 Comparison - (Continued)

	Conditions +VCC = +15V Unless Otherwise	1/	38510 /103A	
Parameter	Specified	(TA (C)	Min	Max
IO	$\begin{array}{l} +\text{VCC} = +\ 18\text{V} \\ \overline{\text{V}}_{\text{O}} = 32\overline{\text{V}} \\ \text{V}_{\text{IO}} = 5\ \text{mV} \end{array}$	-55 to +25 125	0	100 100
I _G	$\frac{+V_{CC}}{\overline{V}_{O}} = \frac{+18V}{32\overline{V}}$	-55 to +25 125	-100 -100	0
I _{I1}	$\frac{\text{VCC}}{\text{VID}} = \frac{\text{-}29\text{V}}{\text{2}}$	-55 to +125	0	20
112	$\frac{+\text{V}_{CC}}{\text{V}_{ID}} = +\frac{18\text{V}}{29\text{V}}$	-55 to +125	0	50
+I _{CC}		-55 +25 +125	0 0.5 0.5	6 4 6
-I _{CC}		-55 +25 +125	-3 -4 -5	0 -0.5 -0.5
Ios	10 ms, max	-55 +25 +125	120 70 50	200 170 130
PD	(Calculation)	-55 +25 +125		8001
VIO(ADJ)+ VIO(ADJ)-	Rs = 50	25 to 125 -55	10 10	-
A ^{OT5}	$+V_{CC} = +4.5V$ $-V_{CC} = 0$ $V_{ID} = -6 \text{ mV}$ $I_{O} = 8 \text{ mA}$	-55 to +125 and V _{IC} =-175V V _{IC} = +0.75V	0	0.4

Table 7-1. 1:	11 Comparison -	(Continued)
---------------	-----------------	-------------

01		ble 7-		T	ison -			T
Orig LM1	11	DES Dwg		JC-	+1	38510 /103в		
Min	Max	Min	Max	Min	Max	Min	Max	Units
0	10 500	0	10 500	0 @ 25 0 @ 13	10 5°C 500 25°C	O @ : O @ :	10 25°C 500 25°C	nA nA
-	-	-10 -100	0	Del	ete !	De	lete	µА µА
-	-	0	20	0	500	0	500	nA
-	-	0	20	0	500	0	500	nA
- - - - -	- 6 -	0.5 0.5 0.5	6 5 4	0 0 0	7 6 6	000	7 6 6	mA
-	- 5 -	-5 -4 -3	-0.5 -0.5 -0.5	-6 -5 -5	0 0	-6 -5 -5	0 0 0	mA
Cu: 120 5 @ 25	rve Typ.	120 70 50	250 200 150	0 0	250 200 150	0 0	250 200 150	mA
-	165 -	15 15 15	165 135 105	Del	ete	D	elete	mA
-	-	5 5	=	25°C (Only	5 25°C	Only	mV
0	0.4	0	0.4		1 0.4 +2.25 ete	V _{IC}	0.4 = +2.25 elete	V

Table 7-1. 111 Comparison - (Continued)

	Conditions		385	10	
	+VCC = +15V Unless Otherwise	1/	/10		
Parameter	Specified	1/ TA (°C)	Min	Max	
V _{OL3}	$ \frac{+\text{V}_{CC}}{\text{V}_{ID}} = -5.0 \text{ mV} $ $ I_{O} = 50 \text{ mA} $	-55 to +125 and V _{IC} = 13V V _{IC} = -14V	0	1.5 1.5	
V _{OL} 4	20)	V1C		1.0	
±A _{VC}	30V 1 Km Load	+25 -55 to +125	200 150	-	
+AVE	RI = 600 or	+25 -55 to +125	50 40	-	
t _{RLHC}	$V_{OD} = -5 \text{ mV}$ $C_{L} = 50 \text{ pF}$ $V_{IN} = 100 \text{ mV}$	-55 to +25 +125	-	300 300	
tRHLC	$V_{OD} = +5 \text{ mV}$ $C_L = 50 \text{ pF}$ $V_{IN} = 100 \text{ mV}$	-55 to +25 +125	-	300 300	
tRLHE	$V_{OD} = +5 \text{ mV}$ $C_{L} = 50 \text{ pF}$ $VIN = 100 \text{ mV}$	-55 to +25 +125	-	800 800	
t _{RHLE}	$V_{OD} = -5 \text{ mV}$ $C_{L} = 50 \text{ pF}$ $VIN = 100 \text{ mV}$	-55 to +25 +125	-	1300 1300	

NOTE:

1/ Temperature range grouping may not be consistent from all specification sources.

Table 7-1. 111 Comparison - (Continued)

	10	LDIC	. T . T T T	Compai	15011 - 1	COLLET	nueu)	,,
Orig LM11	i	DES Dwg		JC-4	1	GE(/10		
Min	Max	Min	Max	Min	Max	Min	Max	Units
	1.5 25°C 2 = ?	0 0	1.5 1.5 1.5	O VIC = Del	1.5 0 -6 mV ete	V _{IC} V _{ID} De	1.5 = 0 = -6 mV lete	V
200	Тур.	150 35	-	80 35	-	80 35		V/mV
-		50 10	-	Del	ete	10 8	-	V/mV
-	200 Typ.	-	300 500	-	300 600	-	300 600	nS
-	180 Typ.	-	300 450	-	300 600	-	300 500	nS
-	500 Typ.	-	800 2500	Del	ete	D	elete	nS
-	800 Typ.	-	1300 3500	Del	ete	D	elete	nS

Electrical performance characteristics for device types 04 and 05 Table 7-2.

Characteristic	Symbol	Conditions		Limits Min Ma	Max	Unit
Input offset voltage	OIA	RS = 50Ω; VIC = 0V, 13V and -14.5V	TA = 25°C	-3.0 +	+3.0	nnV mV
		$RS = 50\Omega$; $V_{IC} = 0V$; $z^{V}_{CC} = \pm 2.5V$	A = 25°		+3.0	mV MV
Raised input offset voltage	VIO(R)	RS = 50Ω; V _{IC} = 0V, 13V and -14.5V VBAL = VBAL/STB = +VCC	$T_{A} = 25^{\circ}C$ -55°C < $T_{A} < +125^{\circ}C$		+3.0	mV mV
Input offset voltage temperature coefficient	AVIO/AT	RS = 500		-25 +	+25	μV/°C
Input offset current	Ilo	RS = 100 kΩ; V _{IC} = 0V, 13V and -14.5V	$25^{\circ}C < TA < +125^{\circ}C$ $TA = -55^{\circ}C$	-10 +	+10	n.A n.A
Raised input offset current	IO(R)	$R_{S} = 100 k ; V_{IC} = 0V$ $V_{BAL} = V_{BAL}/STB = +V_{CC}$	25°C ≤ TA ≤ 1.c. °C TA = -55°C		+25	nA nA
Input offset current temperature coefficient	TAPIL	$R_{S} = 100 \text{ k}\Omega$	$25^{\circ}C \le TA \le 125^{\circ}C$ -55°C \le TA \le +25°C	-100 +	+100	PA/°C PA/°C
Input bias current	+IIB	$R_S = 50\Omega$; $V_{IC} = 0V$	$25^{\circ}C \le T_{A} \le 125^{\circ}C$ $T_{A} = -55^{\circ}C$	-100 +	+0.1	nA nA
		RS = 50Ω; VIC = 13V and -14.5V	$25^{\circ}C \le T_{A} \le 125^{\circ}C$ $T_{A} = -55^{\circ}C$	-150 +	+0.1	nA nA
	-IIB	$RS = 50\Omega; V_{IC} = 0V$	$25^{\circ}C \le T_{A} \le 125^{\circ}C$ $T_{A} = -55^{\circ}C$	-100 +	+0.1	n.A n.A
		$RS = 50\Omega$; $V_{IC} = 13V$ and $-14.5V$	-V 11	-150 +	+0.1	nA nA
Collector output voltage (STROBED)	VO(STB)	$R_S = 50\Omega$; $I_{STB} = -3.0 \text{ mA}$		14		Λ
Common mode rejection	CMR	$RS = 50\Omega$; $VIC = 13V$ and $-14.5V$		80		dB
Output leakage current	ICEX	$\pm V_{CC} = \pm 18V$; $V_{O} = 32V$	$T_A = 25$ °C $T_A = 125$ °C	0 0	10	Pu Pu
Input leakage current	III	$\pm V_{CC} = \pm 18V$; VID = -29V		0	200	μA
	II2	$\pm V_{CC} = \pm 18V$; $V_{ID} = +29V$		0	200	ha

Table 7-2. Electrical performance characteristics for device types 04 and 05 - Continued.

Unit	mA	mA	mA	Aur	mA	mA	mA	mA	mA	Nm	MV	Λ		Λ		V/mV	V/mV	V/mV	V/mV	ns	ns	ns	ns
Limits in Max	7.0	6.0	6.0				250	200	150			0.4		1.5						300	009	300	200
Min				-6.0	-5.0	-5.0	0	0	0	5.0	5.0	0		0		80	35	10	8	0	0	0	0
	TA = -55°C	$T_A = 25^{\circ}C$	TA = 125°C	TA = -55°C	11	$T_A = 125$ °C	TA = -55°C	TA = 25°C	TA = 125°C	TA = 25°C	TA = 25°C					TA = 25°C	-55°C < TA < 125°C	$TA = 25^{\circ}C$	-55°C ≤ TA ≤ +125°C	-55°C ≤ TA ≤ 25°C	$TA = +125^{\circ}C$	-55°C ≤ TA ≤ 25°C	TA = 125°C
Conditions			The second secon				10 ms maximum test auration			$R_S = 50\Omega$	$R_S = 50\Omega$	$+V_{CC} = +4.5V; -V_{CC} = 0V : V_{IC} = 2.25V$	$V_{ID} = -6.0 \text{ mV}$; $I_{O} = 8 \text{ mA}$	$\pm V_{CC} = \pm 15V$; VID = -6.0 mV	$V_{IC} = 0V$; $I_{O} = 50 \text{ mA}$	VO = 30V through 1.5 kN load		$R_L = 600\Omega$		VOD (overdrive) = -5 mV; CL = 50 pF minimum	$V_{IN} = 100 \text{ mV}$	\overrightarrow{VOD} (overdrive) = +5 mV; \overrightarrow{CL} = 50 pF minimum	v N = 100 mv
Symbol	+Icc			-Icc			los			VIO(ADJ)+	VIO(ADJ)-	VOL1		VOL2		= AVC		±AVE		tRLHC		tRHLC	
Characteristic	Positive supply current	ton of denie compar-	ator of device type (5)	Negative supply current	Limit is for one compar-	ator of device type 05)	Output short circuit	current		Adjustment for input	offset voltage	Low level output	voltage			Voltage gain (collector	output)	Voltage gain (emitter	lollower output)	-0	night tevel - collector	Response time - high-to-	output

7.3.2 Offset Voltage - (Continued)

The RADC data revealed a high incidence of failures (50 to 100 percent) on this parameter under all conditions, for the first submittals from one vendor. A small sample of a redesigned part showed very few failures. The NWSC data reinforced the case for an increase in limits. JC-41 made the recommendation for three millivolts at 25°C and four millivolts over temperature. Applying the temperature drift limit of 25 uV/°C x (125 - 25°C) = 2.5 mV, one could argue the case for a limit over temperature of 3 mV + 2.5 mV = 5.5 mV. Another argument against a tighter limit at 25° C is that military systems have to be designed for the complete temperature range. There is no need to constrain the maker to a tighter limit since the user has to use the temperature limits. While this rationale may be valid for many applications, there are military applications where severe temperature environments are not encountered, and the designer may estimate a "poor case" rather than a "worst case" parameter limit.

The raised offset voltage limits are another issue JC-41 recommended that these tests be deleted since the manufacturers do not believe that anyone uses the part in the raised configuration. Nonetheless, the configuration is shown in the vendor catalogs, and is listed among the features of the device, so that a designer may have used it, or may anticipate using it. Two makers wanted the limit increased; one observed that an increase of one millivolt was typical in the raised configuration.

In consideration of all of the above arguments, the limits shown under the column heading "GEOS/103B" are the final recommendations for offset voltage tests.

7.3.3 Offset Voltage Drift

The test limit for offset voltage temperature drift in 38510/103A is $\pm 2~\mu V/^{\circ}C$. This limit is totally unreasonable for the lll comparator, and may have been an error in the printing. Previous characterization done under contract F30602-74-C-0127 included analysis of data on 50 pieces. A recommendation of $\pm 25~\mu V/^{\circ}C$ was made in that effort. The DESC drawing and the JC-41 committee agreed to the limits, and, therefore, the present recommendation incorporated into /103B is $\pm 25~\mu V/^{\circ}C$.

7.3.4 Input Offset Current

The input offset current is not consistently specified in tables I and III of /103A. Table I shows a limit of 15 nano-amperes (nA), whereas table III shows a limit of 10 nanoamperes at 25° C and 15 nanoamperes at the temperature extremes. The 25° C limit was judged to be too tight by two vendors; one requested a limit of 12 nA, the other wanted a limit of 15 nA.

7.3.4 Input Offset Current - (Continued)

However, the catalog limit is 10 nA, and three major vendors were satisfied with leaving the limit at 10 nA. The limit was not changed at 25° C, therefore.

At 125°C, the input offset current is typically less than the value at 25°C, since the input bias currents decrease with increasing temperature. One vendor stated that a redesigned 111 comparator which they developed did not show this trend, and could even increase with increasing temperature. This could change the character of the part. It was finally concluded that a separate limit could be added at a future date for the particular schematic of the redesigned part, when the device is ready to be qualified. The 125°C limit was therefore chosen to be equal to the 25°C limit. Even though it will be somewhat less at 125°C, there is no apparent advantage to the user to select a lower limit at the high temperature.

The current at -55°C can be as much as twicethat at 25°C . Applying the coefficient of offset current temperature drift yields a current change of 20 nA in the temperature range of -55°C to $+25^{\circ}\text{C}$. The JC-41 Committee reported that the limit of 15 nA was too tight for this device, and the limit was relaxed to the catalog value of 20 nA for the temperature range of -55°C to $+25^{\circ}\text{C}$.

When the input is "raised", the input bias current more than doubles. Revision /103A does not take this into account. JC-41 recommended elimination of this parameter in the raised configuration. In accordance with the rationale for raised V_{IO} (previously stated), the parameter was retained, but with realistic limits previously determined for the DESC drawing, as shown in table 7-1.

7.3.5 Input Offset Current Drift

As was the case for input offset current, the drift limits in /103A were excessively tight, and not realizable for the 111 comparator. Previous characterization effort resulted in the DESC drawing recommendation of 70 picoamperes (pA) per $^{\circ}$ C for the hot temperature range, and 150 pA/ $^{\circ}$ C for the cold temperature range. These limits were still not adequate in the judgment of the JC-41 Committee. They required 100 pA/ $^{\circ}$ C for the hot range, and (by the 2 to 1 ratio), 200 pA/ $^{\circ}$ C for the cold range. Since this is still a very low drift and is also a difficult measurement at these very low currents, the request was granted.

BEST AVAILABLE COPY

7.3.6 Input Bias Current

There was no contention for the /103A limit of 100 nA at 25°C for the input bias current. The cold temperature limit was a problem to the manufacturers, and a small change probably won't impact the average user. Table I of /103A was incorrect in that it showed only the limit of 125 nA, and was not consistent with table III. A small increase from 125 nA to 150 nA at -55°C was granted. As per the previous discussion on Ios, the hot limit remains the same as the room temperature limit.

7.3.7 Strobe Current

The test for strobe current was originally run by measuring that value of current flowing out of the strobe terminal required to establish an output voltage (high) of 14 volts minimum in the presence of an input drive signal of -5 mV. The DESC drawing changed the test philosophy by forcing the strobe sink current to a known value (-2 mA) and measuring an output voltage of 14 volts, minimum. This method is superior because it matches the application, which essentially consists of a current sink to zero volts at the strobe terminal. The DESC drawing called for a current of two milliamperes. This is not sufficiently large at -55°C to ensure a "high" output state. The value of three milliamperes is required. It should be noted that a user cannot use the strobe circuit shown in vendor catalogs (which is a transistor switch with a one kilohm emitter resistor to zero volts driven by a TTL gate), since a worst case logic "1" is 2.4 volts, minimum, which yields a current sink of less than two milliamperes. A resistor value must be selected which guarantees three milliamperes sink at the strobe terminal.

7.3.8 Output Leakage Current

The test limit for output leakage current stated in /103A is 100 nA at all temperatures, with 18-volt supplies with an input of five millivolts and with an output voltage of 32 volts. The catalog specs are 10 nA at 25° C and 500 nA at the temperature extremes. The DESC drawing recommends the same limits. There is a problem in measuring the leakage current at the low temperature of -55° C due to external leakage paths (e.g., frost). It is known that the leakage current at the low temperature will always be less than the leakage current at room temperature. Therefore, the recommendation was made to delete the measurement at -55° C.

7.3.9 Ground Current

The test circuit for the lll comparator is especially difficult to stablize due to the very high gain and bandwidth of the device. It is even more of a problem when the output emitter-follower configuration is used. For this reason, and

7.3.9 Ground Current - (Continued)

also because ground current is not an important design parameter to the user, the parameter was deleted from the requirements of /103B for the 111 comparator and the dual 2111 device.

7.3.10 Input Leakage Current

The input leakage currents are measured in order to verify that the input stages have a breakdown voltage higher than ± 29 volts. If the front end has already passed its other tests (such as input offset voltage and current), then the only parameter left to be verified is the breakdown differential input voltages. The choice of limits is therefore not to identify a precise leakage current limit, but rather to determine whether or not the devices can support the differential voltage. A limit suggested by the JC-41 Committee was adopted, which is 500 nA, maximum. It is understood that the actual leakage is much less than 500 nA, and that this larger limit is for measurement convenience only.

7.3.11 Supply Currents and Power Dissipation

The supply current limits were changed to reflect the requirements of the devices. The limits in /103A, table III, were apparently reversed for the -55°C and +125°C tests, for - $I_{\rm CC}$. In the new revision, the minimum values were also changed to zero so that a minimum current is not a requirement. If a device is open, it will obviously fail other tests. Power dissipation was dropped from table I since it was a simple calculation that offered no additional information.

7.3.12 Output Short Circuit Current

The maximum values of output short-circuit current were changed in the previous characterization effort and the minimum values were retained. The JC-41 Committee recommended that the minimum limits be dropped, since there is no apparent reason why a minimum short-circuit current has to be guaranteed. This recommendation was accepted. The changes in maximum value were also accepted since there is not penalty to the user, and some devices do fail the former /103A maximum limits.

7.3.13 Adjustment for Input Offset Voltage

The limits for $V_{IO(ADJ)}$ have been particularly troublesome. The /103A was 10 millivolts (mV), and the test was performed at all temperatrues. A general guideline for this parameter is to select a value which is one millivolt greater than the offset voltage to be compensated. The JC-41 Committee recommended the same value as that determined in the previous characterization effort (5 mV), and JC-41 also recommended performing the test at 25°C only. The VIO limit is 3 mV at 25°C, so the adjust range of 5 mV would also include the effects of input offset current multiplied by the source resistance (20 nA x 100K = 2 mV). The test is performed with only 50 ohms of source resistance but a user may well choose higher values. limit of 5 mV is therefore a reasonable one from that point of view. The NWSC data shows failures at all temperatures for this parameter to a limit of 5 mV, however. This parameter is worst at the low temperatures. Most user applications would do the offset adjust at room temperature or with elevated temperature due to normal circuit dissipation. Therefore, the recommendation to delete offset adjust except at 25°C was accepted. It is anticipated hat some yield loss will occur at 5 mV, but it should be tolerable.

7.3.14 Low Level Output Voltage

Both /103A and the DESC drawing specified four tests (VOL1 - VOL4) for output voltage saturation, over both temperature and common mode voltage. This quantity of testing is unreasonable for this parameter. JC-41/GEOS recommendations are for one test at low supply (+4.5 volts) at each temperature, and a second tests at + 15 volts at maximum output current (50 milliamperes), again at each temperature. For the single supply test, a common mode voltage of 2.25 volts is applied; for the dual supply test, the common mode voltage is zero. For the 8-mA output, /103A had specified a 6-mV input drive; yet for the 50-mA output, only a 5-mV input differential voltage was specified. For /103B, JC-41 recommended a 6-mV input drive for each test, in order to ensure that output saturation is achieved.

7.3.15 Voltage Gain (Collector Output)

Voltage gain is a difficult parameter to test, since the high gain/high bandwidth comparator has a tendency to oscillate in the nulling test circuit. The test limits in /103A were high: 200 V/mV minimum at room temperature, and 150 minimum over the temperature range. The DESC drawing relaxed the limits somewhat to 150 minimum at room temperature, and 35 minimum over the temperature range. The JC-41 Committee requested a further relaxation of the room temperature limit to 80 minimum. A gain of 80,000 V/V is still very adequate for most applications, and since a user would have to consider temperature

7.3.15 Voltage Gain (Collector Output) - (Continued)

effects, he would be restrained to a lower overall limit anyhow. The change to 80 V/mV was therefore granted for the 25° C limit. There was no disagreement by anyone for the change to 35 V/mV, minimum, over temperature.

7.3.16 Voltage Gain (Emitter Output)

Most of the manufacturers wanted to delete the test for the emitter output voltage gain, for the reason that the test circuit was impossible to stabilize in this mode. One vendor claimed that there should be no difficulty, although care had to be exercised. GEOS felt that the output does exist, and, therefore, it should be tested. A limit change was made to relieve some of the difficulty, as shown in table 7-1. At the time of this writing, there is still difficulty reported by manufacturers, and this decision should be readdressed in a future effort.

7.3.17 Response Time, Low-to-high Level, Collector Output

The response time test has been a problem chiefly at the high temperature condition. Data from one manufacturer showed a typical 1.5 to 2.0 times increase beyond the value for the 25°C test condition. All manufacturers agreed via JC-41 that the high temperature limit had to be changed since it was a major detriment to yield. The original 25°C limit of 300 nanoseconds (ns) was acceptable to all concerned parties, and a proposed change to 600 ns for the temperature range was also agreed upon for the low-to-high transition. The DESC drawing had also modified the response time test circuit by adding a shunt output capacitance of 50 pF to account for strays, probe and test jig capacitance, etc., and also to aid the user to applying the device with capacitive loading. Errors on the waveforms in figure 9 of /103A were also corrected in this revision.

7.3.18 Response Time, High-to-low Level, Collector Output

The same comments apply here as for the above parameter, except the recommended change for the limit at high temperature is 500 ns instead of 600 ns.

7.3.19 Response Times, Emitter Output

The tests for emitter output response time were deleted, due to the difficulty in establishing a stable test circuit in the emitter output configuration. Further, the device is considerably slower in this configuration and should only be used to drive low-speed loads such as relays, lamps, etc. The test limit proposed by DESC for this parameter was 3500 ns over temperature at $\pm 125^{\circ}$ C.

7.3.20 Table I Limit Change for Device /10302

One manufacturer requested a limit change to the 711 comparator, device /10302. The parameter in question is $t_{\mbox{HTHR}}$ the response time of the output in a high-to-low transition resulting from a 100-mV step with a 5-mV overdrive at the input. Data supplied by this manufacturer included data on his own devices plus samples from another manufacturer. The data showed that a limit of 60 ns, maximum, for this response time was not compatible with the capabilities of the device. The current sink capability of the 711 is only 0.5 mA, compared to 2.0 mA for the 710, and 50 mA for the 111 comparator. The test circuit in /103A did not specify any value for output capacitance, although some capacitance always exists in a test circuit. A value of 5 pF was recommended; the value must be small enough not to mask the device characteristics, and large enough to account for strays. The test limit of 90 ns was selected based upon limited data and recommendations from one manufacturer. This is a low useage part in comparison to the 111 comparator, and only one or two manufacturers are interested in becoming qualified to supply the part.

7.4 Test Circuit

The test circuit for static and dynamic tests was not evaluated during this effort. The DESC drawing had included several changes which had been reviewed by the manufacturers and which had received a majority approval. Some of the vendors have general difficulty achieving stability with this test circuit, and they claim that the lll comparator was not intended to be operated in a linear mode, which the nulling circuit does impose. The problem, previously discussed, is the stability of a high-gain, high-bandwidth device. One manufacturer reported that he was developing an alternate test circuit which he planned to propose to JC-41; however, this has not been completed to date. If difficulty with the test circuit continues, it should be reevaluated in a future effort.

Since the issuance of /103B, two additional changes to the test circuit became necessary. The input source resistors of 100K ohms had to be changed to 50K ohms to accommodate the increased maximum input bias current of 200 nA. (200 nA x 100K x 1000 = 20 V, which exceeds the output swing of the null amplifier in the test circuit). The second change involved the addition of a relay to break the wired connection of 50K-ohm resistors to ground at each input. This shunt resistance interferes with the input leakage test. The relay will open the shunt path to make the measurement valid. These charges will be incorporated in an amendment to /103B.

7.5 Burn-in Circuit

The lll comparator burn-in circuit was designed to achieve burn-in at maximum output current. However, in figure 3 of /103A, a load resistor of 300 ohms is specified for the burn-in circuit. Since the output swings between +15 volts and -15 volts, with the load returned to -15 volts, the output current approaches 100 mA. The rated output current is 50 mA. Consequently, the burn-in circuit was modified, changing the 300-ohm resistor to 620 ohms.

Another change made to the burn-in circuit was to reduce the input drive from + 15 V p-p at 1 KHz to + 8 V p-p at 1 KHz, which is more readily mechanized with standard bench test equipment. The decreased input voltage does not now represent the maximum input stress, although maximum output stress is maintained.

One manufacturer recommended that the burn-in circuit be changed to one of maximum output voltage stress at very low output current. At high temperature, sodium contamination on the die surface will penetrate the oxide layer and affect junction breakdown, leakage, etc. This recommendation was not incorporated, although it should be reconsidered in a future effort.

7.6 Table IV Operating Life Deltas

The end point electrical parameters selected for the lll comparator in /103A were VIO, IIO, IIB. The delta limit on IIO was 1.5 nA. In essence, this represents a delta of a delta, since IIO is calculated from the difference of the two input bias currents. The 1.5-nA measurement is also directly affected by the measurement accuracy and the repeatability, since it is made over a 1000-hour life test period and may even be measured on different instruments. Therefore, the IIO delta was deleted from table IV, and a requirement was added to measure both input bias currents (instead of one bias current and a delta). The maximum bias current was tightened from 125 nA to 100 nA to agree with table I. An additional parameter, output leakage, was added to table IV with a delta limit of \pm 5 nA, at the recommendation of a major manufacturer. The $V_{\rm IO}$ delta limit was retained without change.

In /103B, table II, the group C and D endpoint electrical parameters test requirements were modified to include subgroup 1 tests for class B and class D devices. The previous revisions required only the table IV deltas, which is not a sufficient check after a 1000-hour life test.

7.7 Recommendations for Future Effort

Slash Sheet 103B is presently being amended to incorporate minor changes previously discussed in this section. Future effort could be applied to address other troublesome areas which may still penalize the yield and, therefore, the cost of these devices. The following is a brief list of suggested topics for future effort on slash sheet 10304,-05:

- Consider alternates to the existing test circuit which would be less prone to oscillations.
- Consider an alternate burn-in circuit that would detect sodium ion contamination more readily (high voltage and high temperature at low output current).
- Consider alternate methods to verify the emitter output performance. Present test configurations are difficult to stabilize.
- Survey user need for the raised configuration; delete tests if there is no user need.
- Consider addition of an emitter output leakage test for increased reliability.

SECTION VIII

MIL-M-38510/10404

Table of Contents

		Page
8.1	Background and Introduction	VIII-1
8.2	Description of Device Type	VIII-1
8.3	Discussion	VIII-1

SECTION VIII

MIL-M-38510/10404

DUAL DIFFERENTIAL LINE RECEIVER

8.1 Background and Introduction

MIL-M-38510/10404 has been issued for a few years. All of the manufacturers were having trouble meeting the requirements especially input current low for the strobe and response control inputs.

8.2 Description of Device Type

The particular device being investigated is a dual differential line receiver commercially called 9615.


8.3 Discussion

The vendor exceptions to I_{IL2} and I_{IL3} limits were studied in great detail. Two of the manufacturers requested changes to the present limits. The third manufacturer, when contacted, admitted to having problems with the same limits.

The problem stems from the fact that the manufacturers, when settling the present limits, did not consider all the current paths which determine the limits over the temperature range. After discussing the problem thoroughly with the manufacturers, the following limits were agreed upon:

I_{IL2} -1.0 mA min to -2.4 mA max

IIL3 -1.7 mA min to -4.1 mA max



SECTION IX

MIL-M-38510/108, TRANSISTOR ARRAYS

Table of Contents

		Page
9.1	Background and Introduction	IX-1
9.2	Description of Device	IX-1
9.3	Discussion	IX-1
9.4	Items for Future Consideration	IX-3

List of Figures

Figure			P	age
9-1	Pulse	perturbations	IX	- 3

SECTION IX

MIL-M-38510/108, TRANSISTOR ARRAYS

9.1 Background and Introduction

The purpose of this task was first of all to investigate the vendor exceptions to the present specification and, secondly, to investigate the two areas of major concern to the manufacturers (i.e., channel separation and gain bandwidth).

9.2 Description of Device

This specification covers monolithic NPN transistor arrays. These transistors can be used in a variety of applications and are specified as general purpose transistors as well as matching characteristics.

9.3 Discussion

The following list is submitted to give recommendations for changes in the present specification in answer to vendor exceptions:

Page	3	Add Note	10 to collector	to	emitter
		voltage,	VCE(sat).		

- Page 4 For temperature coefficient of input offset voltage change 15 uV/°C to 25 uV/°C.
- Page 5 Add footnote 10 limits for Q4 of Type 01 should be .55 volt max at -55°C and 25°C and .80 volt max at 125°C.
- Page 16 In Figure 7 change t_s to be from 1.8 volts input to 1.4 volts of output.
- Page 17 Figure 9 add Note 5. Other circuit configurations or commercially available equipment is acceptable if the accuracy can be proven.
- Page 18 Test No. 37 change VCE(sat) from .400 volt max to .55 volt max.
- Page 20 Test No. 88 change VCE(sat) from .600 volt max to .800 volt max.
- Page 20 Test No. 105 change 15 uV/°C to 25 uV/°C.
- Page 21 Test No. 129 change 15 uV/°C to 25 uV/°C.

9.3 Discussion (Continued)

Page 21 Add to footnote No. 14 except for qualification only CQl shall be measured.

Page 26 Test No. 123 change 15 uV/°C to 25 uV/°C.

Page 27 Test No. 160 change 16 uV/°C to 25 uV/°C.

Page 28 Add to footnote No. 2 except for qualification only CQl shall be measured.

9.3.1 Channel Separation

The channel separation test was cited as a very difficult test to perform even as a sample test. The test basically called for one transistor Q_A to be pulsed on while another transistor QB (with its base and emitter grounded) was monitored at its c. llector, which was pulled up to Vcc. The specified limit was 80 decibels and a two-volt, five-microsecond pulse with fivenanosecond edges was applied to the base of Q_A . Therefore, the test man was asked to look for a 200-microvolt pulse on the collector of $Q_{\rm B}$. Several problems are encountered due to the low level of the maximum allowed output pulse. First, any common impedance back to the supply return causes an apparent pulse to appear at the output. Second, the supply voltage itself responds to the load variation and develops perturbations at the rising and falling edges of the pulse. Third, the steep edges (less than five nanoseconds) applied to the base of SA are capacitively coupled to the collector of QB, which tends to confuse the test man into thinking that these perturbations are what this test limit is directed at. (See figure 9-1 showing edge perturbations at VCC and collector of QB, In fact, the test man should be looking for an attenuated five-microsecond pulse. Since the channel separation is much better than 80 decibels for the applied pulse, no hint of such a pulse can be

Due to the difficulties described above and since parasitic capacitance (which this test is directed toward) will degrade the gain-bandwidth product, ft, which is presently tested, it was recommended that the channel separation test be deleted.

9.3.2 Gain Bandwidth (ft)

The ft test circuit is based upon MIL-STD-750, Method 3306, and has been in common use for many years. Admittedly, 100 megahertz measurements are difficult to perform, and layout precautions are necessary on the test equipment and test socket.

9.3.2 Gain Bandwidth (Continued)

Commercially available or home-built test circuits are acceptable if correlation can be demonstrated.

An ft circuit, based upon the MIL-STD method, was constructed in the Components Engineering Lab. After some initial adjusting of lead lengths and layout, the circuit performed adaquately and readings were repeatable. The gain was checked on commercial equipment and gave similar results.

The conclusion is that the f_t test circuit as stated can be reproduced and used without great difficulty.




Figure 9-1. Pulse perturbations

9.4 Items for Future Consideration

Changes to be considered are:

1) Adding circuit layout to Figure 9 for gainbandwidth product.

2) Drop channel separation test as stated. If test remains, a new test method will have to be developed.

SECTION X

MIL-M-38510/107A, VOLTAGE REGULATORS, POSITIVE

	Table of Contents	od W ()
		Page
10.1	Introduction and Background	X-1
10.2	Device Description and Operation	X-2
10.3	Electric Parameters and Limits	X-12
10.4	Burn-in Circuit	X-13
10.5	Test Circuits	X-14
10.6	Discussions of Anomalies	X-20
10.7	Recommendations	X-21

Line transioni response test elreuit.

List of Figures

Figure	EVITEO SHOTA JUDICA Title THOY AND SHOES MALIM	Page
10-1	Block diagram of the voltage regulator	X-2
10-2	Schematic circuit of 7800 regulator family	X-3
10-3	Schematic circuit of LM140 regulator family	X-4
10-4	Band gap reference	X-5
10-5	Buried zener diode reference	X-5
10-6	Peak current output versus temperature	%−8
10-7	Pre-burn-in test circuit	X-13
10-8	Burn-in and operating life test circuit	X-14
10-9	Original version of test circuit for static tests	X-15
10-10	Final version of test circuit for static tests	Y-15
10-11	Original version of ripple rejection test circuit	X-16
10-12	Final version of ripple rejection test	X-16
10-13	Noise test circuit	X-17
10-14	Line transient response test circuit	X-17
10-15	Original version of load transient response test circuit	X-18
10-16	Final version of load transient response test circuit	X-18
10-17	Original version of peak output current test circuit	X-19
10-18	Final version of peak output current test circuit	X-20

List of Tables

Table	Title	Page
10-1	Device types specified	X-1
10-2	Electrical parameter comparison, device type 02 (case x)	X-22
10-3	Electrical parameter comparison, device type 03 (case x)	X-26
10-4	Electrical parameter comparison, device type 04 (case x)	X-30
10-5	Electrical parameter comparison, device type 05 (case x)	X-34
10-6	Electrical parameter comparison, device type 06 (case y)	X-38
10-7	Electrical parameter comparison, device type 07 (case y)	X-42
10-8	Electrical parameter comparison, device type 08 (case y)	X-46
10-9	Electrical parameter comparison, device type 09 (case y)	X- 50

SECTION X

MIL-M-38510/107A, VOLTAGE REGULATORS, POSITIVE

10.1 Introduction and Background:

The specification, MIL-M-38510/107, for three-terminal, positive-voltage regulators was initially signed off on 1 June 1973. The original specification, however, only listed requirements for the five-volt regulator, LM109. Revision A of /107 added positive voltage regulators from two newly developed regulator families. These were the 78xx/78Mxx families and the LM140K-xx/LM141H-xx families.

The following table shows the voltage regulators included in this specification from these families:

Table 10-1. Device types specified

Device Type	Output Voltage, V	Output Current, A	Commercial Type
02	5	0.5	78M05, LM141H-05
03	12	0.5	78M12, LM141H-12
04	15	0.5	78M15, LM141H-15
05	24	0.5	78M24, LM141H-24
06	5	1.0	7805 , LM140K-05
07	12	1.0	7812 , LM140K-12
08	15	1.0	7815 , LM140K-15
09	24	1.0	7824 , LM140K-24

The new devices employ current limiting, short circuit protection and thermal shutdown to protect both the regulator and the equipment serviced by it. In addition, the unusual startup voltage required by the LM109 is not required by either of the two newly developed families.

GEOS activities began by distributing preliminary copies of MIL-M-38510/107A to interested users and to manufacturers of the new voltage regulators for their comments. The response from several manufacturers was excellent and extensive. Because of the degree to which the specification was reviewed, it was not surprising that conflicting opinions existed in the type of tests performed, in the test circuits and in the parameter tolerances. These conflicting opinions resulted in several iterations to the slash sheet until finally the document was thoroughly reviewed by the JC-41 Committee on Voltage Regulators. The comments by the JC-41 Committee

were reviewed, suggested tests and test circuits were examined and a final slash sheet was developed that was both consistent with the high reliability philosophy of MIL-M-38510 and acceptable to all reviewing agencies.

10.2 Device Description and Operation

The 7800 and LM140 three-terminal, positive-voltage regulator families each have distinctive design. However, the commonality of performance between these two families allows a single procurement specification to be used for both.

The positive-voltage regulator families specified in /107A generally contain the same functional elements. A general block diagram of the regulator is shown in figure 10-1. The voltage regulator consists of: (a), a start-up circuit to insure that the device is rapidly brought into regulation, (b), a temperature-compensated voltage reference with a current source to eliminate the effect of the unregulated input voltage, (c), an error amplifier, (d), a thermal shutdown circuit, (e), a series pass regulating transistor, and, (f), resistor trims to set the regulated output voltage and the peak output current.





Figure 10-1. Block diagram of the voltage regulator

A detailed schematic of the 78xx and 78Mxx voltage regulators is shown in figure 10-2 and the schematic for the LM140K-xx and LM141H-xx voltage regulators is shown in figure 10-3. A startup circuit for the 78xx and 78Mxx family consists of Q12, Q13 and D1. Upon application of the input voltage, current flows through the Q12 circuit, and through the circuit consisting of Q8, Q9 and Q13. The startup circuit provides the internal voltage reference circuit with adequate supply current to rapidly bring it into regulation.



Notes: 1. $R_{20} = 0$ to 25K ohms, depending on nominal output voltage.

2. Resistor values in parentheses are for 78Mxx series.

Figure 10-2. Schematic circuit of 7800 regulator family




Figure 10-3. Schematic circuit of LM140 regulator family

Voltage reference circuits for monolithic devices are generally of two types. The first, the "band gap" or ΔV_{BE} reference, is shown in figure 10-4. In this circuit, two monolithic transistors operating at different collector current densities develop a voltage, ΔV_{BE} , at the emitter of Q2. This voltage has the relationship: $\Delta V_{BE} = \frac{KT}{Q} \ln \left(\frac{I_1}{I_2} \right)$ and the tempera-

ture coefficient (TC) of this voltage is positive. When the voltage is amplified and added to the base-emitter voltage of Q3, which has a negative TC, the resultant output is:

 $V_{REF} = V_{BE3} + \frac{R2}{R1} \Delta V_{BE}$.

By proper adjustment of the gain (R_2/R_1) , the negative TC of V_{BE3} can be made to cancel the positive TC of ΔV_{BE} . The result is a voltage reference that has nearly zero temperature drift.




Figure 10-4. Band gap reference

The second type of voltage reference is the "buried zener" shown in figure 10-5. The major drawback of a standard zener reference, poor long-term stability, is eliminated when the site for zener breakdown is placed below the die surface. This shields the breakdown junction from the effects of mobile ion surface contamination. Presently, construction of this device is possible only with a new technology known as ion implantation.




Figure 10-5. Buried zener diode reference

The advantages of the band gap reference over the zener reference are: (1), low noise, since the band gap reference operates as a normal linear circuit and since avalanche breakdown devices such as zeners are inherently noisy, and, (2), better long-term stability, since P-N junction voltages are very stable and are relatively insensitive to surface effects.

The disadvantages are: (1), it is more difficult to control the initial voltage tolerance (however, this should be no problem with these regulators since the output voltage is adjusted), (2), temperature drift is usually higher than that of a good zero TC zener, and, (3), thermal gradient effects are more severe for three transistors than for a single zener diode. In both the 78xx family and the LM140-xx family, the band gap reference is used to provide a stable output voltage.

The output voltage of the regulator is controlled by the ratio of two resistors R20 and R19. Resistor R20 is adjusted from 0 to 25K ohms depending on the desired nominal output voltage. The output voltage is determined by the relationship:

$$V_{OUT} = (V_{REF}) \cdot (R_{19} + R_{20}) \cdot (R_{19})$$

The device has three mechanisms - thermal shutdown, current limiting and short circuit protection - that are used to provide both long-term and short-term protection. The temperature sensing element is a transistor, Q14, which is biased with approximately +0.4 volt across the base-emitter junction. As the die temperature increases, the V_{BE} required to turn on the transistor decreases. At a temperature above $150\,^{\circ}\text{C}$, but below $205\,^{\circ}\text{C}$, the transistor fully turns on. This removes the base current from Q16 which in turn turns off the pass transistor Q17.

The current limiting circuit consists of a series output resistor, R11, and transistor, Q15. As the current through R11 increases, the base-emitter voltage of Q15 also increases. When the output current increases to the range of two to four amperes, the voltage drop, VR11, is sufficient to turn on transistor Q15. This will shunt some of the pass transistor base current and cause the output current to be limited.

When the output is shorted to ground, the voltage across the input to output terminals may be sufficient to turn on zener diode D2. This will provide adequate base current to transistor Q15 to turn it on; thus turning off the pass transistor, Q17.


The LM140K-xx/2M141H-xx family provides the same protection.

The major elements in this design are:

thermal shutdown - Q13 current limit - R16, Q14 short circuit protection - R13, D2, Q14


The three protection circuits are interactive and, as the device operation changes from one mode of protection to another, oscillations in the output current are very apt to occur. Figure 10-6 shows Peak Output Current versus Temperature. The input voltage to the device was 10 volts, dc. The load current is pulsed to force the device into current limit. As shown in figure 10-6a, the peak output current is approximately 2.5 amperes. Under the heavy load current conditions established in this test, the base-emitter junction of Q15 is conducting. As the device case temperature, (TC), increases, the output voltage for this device decreases. (This temperature characteristic was described in detail in an earlier report, dated 23 August 1975.) In addition, the transistor betas increase, and thermal run away can occur in transistor Q15. When this occurs, transistor Q15 saturates, the pass transistor, Q17, turns off and the base current to Q15 is shut off. The result is that local heating due to conduction through the pass transistor circuit is stopped. As the device cools, transistor Q15 comes out of saturation and re-establishes the peak output current level. Local heating begins, and the cycle repeats. Figure 10-6b shows the current oscillations that can occur in the current limit mode of operation.

As the device case temperature is further increased, the thermal shutdown transistor, Q14, starts to turn on. This causes the pass transistor, Q17, to turn off, decreasing the output current and reducing the local heating of the device. With the local heating effect reduced, the oscillations stop. Figures 10-6c and 10-6d show the output current, without oscillation, at two different case temperatures. Figure 10-6e shows the oscillations that occur as the input voltage is increased. This causes additional local heating in the pass transistor circuit so that oscillations can occur at a lower case temperature. Figure 10-6g shows the peak current output of a different manufacturer's device. The oscillations in this device were linear and had a frequency of several megahertz. Since these anomalies all occurred during the current limit mode of operation, they do not present a problem to normal operation.



a.
$$T_C = 110^{\circ} F (43.3^{\circ} C)$$


 $V_{in} = 10 \text{ VDC}$



b.
$$T_C = 150^{\circ} F (65.5^{\circ} C)$$


 $V_{in} = 10 VDC$

Figure 10-6. Peak current output versus temperature




c.
$$T_C = 300^{\circ} F (148.8^{\circ}C)$$

 $V_{in} = 10 VDC$




d. $T_C = 340^{\circ}F (171.1^{\circ}C)$ $V_{in} = 10 \text{ VDC}$

Figure 10-6 (cont'd). Peak current output versus temperature



e.
$$T_C = 100^{\circ} F (37.7^{\circ}C)$$


 $V_{in} = 19 VDC$



f.
$$T_C = 350^{\circ} F (176.6^{\circ}C)$$

 $V_{in} = 19 VDC$

Figure 10-6 (cont'd). Peak current output versus temperature



g. $T_C = 77^{\circ}F (26^{\circ}C)$ $V_{in} = 19 VDC$

Figure 10-6 (cont'd). Peak current output versus temperature

10.3 Electric Parameters and Limits

Basically, the test parameters specified in the last recommended revision A are the same as those listed in first recommended revision A as received by the General Electric Company. However, the number of tests specified for several of the 100 percent parameters was increased at the suggestion of the JC-41 Committee. In addition, the startup voltage test was considered unnecessary from the manufacturer's view point and undesirable from the user's view point. Also, the thermal shutdown test was considered uneconomical as it was originally proposed. For these reasons, the startup test was deleted and the thermal shutdown requirements were modified.

Further, modifications were made to the format to change the document from four device types, each having two different case sizes and output current requirements, to eight distinct device types. This leads to greater flexibility and makes it easier to add new devices to the specification. Tables 10-2 through 10-9 list the parameters for device types 02 through 09, respectively. The tables show a comparison between the parameter requirements as received and the final parameter requirements recommended by Ordnance Systems Department of the General Electric Company (GEOS). The final recommendations shown in these tables represent the parameters and limits agreed to by all members of the JC-41 Committee on Voltage Regulators.

10.4 Burn-in Circuit

The voltage regulators specified in slash sheet 107 represent a recent innovation in power monolithic devices. These devices contain several overstress protection circuits, one of which is a thermal shutdown circuit. The thermal shutdown circuit is designed to turnoff the output pass transistor whenever the device temperature exceeds the temperature threshold range (150°C to 205°C). Because of the thermal shutdown action, both the accelerated burn-in and the accelerated operating life tests at elevated temperatures were deleted.

A pre-burn-in test was added in which the device operates in an output short circuit mode for four hours without a heat sink. The temperature rise under these conditions is sufficient to cause the device to heat up to the normal thermal shutdown temperature. Under these conditions, devices that do not shut down will be destroyed. Following the pre-burn-in test, a standard burn-in test is run at a temperature of 125°C. Minor changes were made to the burn-in circuit to reduce the number of components required to test the eight device types. The original burn-in test circuit required eight different load resistors for the eight device types. The final recommended test circuit requires four different load resistors for the eight device types.

The pre-burn-in and the standard burn-in test circuits are shown in figures 10-7 and 10-8, respectively.




Figure 10-7. Pre-burn-in test circuit




Figure 10-8. Burn-in and operating life test circuit

10.5 Test Circuits

Generally, all of the test circuits were modified because either the circuit was unsatisfactory or the test limits were modified requiring modification to the test circuit. The original test circuit for measuring the general static parameters is shown in figure 10-9. This circuit was felt to be unsatisfactory because the load circuit transistor has a low beta which would cause measurement errors. As a replacement for this, the final version, shown in figure 10-10 specifies a Darlington transistor device with much higher beta values. In addition, better load current control is achieved by combining the Darlington transistor in a feedback amplifier circuit and measurement correlation is improved by defining the current return paths in each test circuit.

The Ripple Rejection Test Circuit is shown in figures 10-11 and 10-12. The original version, shown in figure 10-11, used a large transformer capable of carrying large direct currents. This was objectionable because of the large physical size of the transformer, the electrical inertia of the transformer and the high source impedance caused by the transformer d-c resistance. In the test circuit shown in figure 10-12, the ripple voltage is combined with the d-c voltage in a summing amplifier. The response of this circuit is much faster than that of the transformer and is more readily adapted to automatic test equipment. The physical size is much smaller and the source impedance is essentially zero.

The Noise Test Circuit, shown in figure 10-13, is the same circuit as proposed in the original specification.




Figure 10-9. Original version of test circuit for static tests




Figure 10-10. Final version of test circuit for static tests




Figure 10-11. Original version of ripple rejection test circuit




Figure 10-12. Final version of ripple rejection test circuit




Figure 10-13. Noise test circuit

The Line Transient Response Test Circuit, shown in figure 10-14, is essentially the same as the original version, except that the transient voltage circuit has been added for clarification and the load resistor values have been changed to increase the static load current.




Figure 10-14. Line transient response test circuit

The Load Transient Response Test Circuit is shown in figures 10-15 and 10-16. In the original version, this test is accomplished by injecting a current pulse into the junction of the two load resistors, R2 and R3, and measuring the transients at the output of the device under test. However, the current levels used in this test were not typical of the current levels anticipated in typical applications. When the current levels were increased to typify actual applications, the injected current pulses exceeded the capability of available test equipment. Therefore, it was necessary to change the test method for generating the current pulse. The final version of the test circuit is shown in figure 10-16.




Figure 10-15. Original version of load transient response test circuit




Figure 10-16. Final version of load transient response test circuit

The Peak Output Current Test Circuit is shown in figures 10-17 and 10-18. Figure 10-17 shows the original version of the peak output current test circuit. This circuit was unsatisfactory because: (a), a minimum beta transistor can cause a five percent error in the measurement, (b), in the emitter follower test circuit for the pulse generator, even with no collector current, the emitter is a diode drop lower than the base voltage, and, (c), the output voltage is lowered by the circuit to some uncontrolled level so that the excess (V_{in} - V_{out}) voltage can cause local heating of the device under test and, thus, oscillations of the output current.

The final version of the test circuit provides control of the output voltage. When the pulse is applied to the base of transistor Q3, the transistor saturates. This provides base current for transistors Q1 and Q2. The supply voltage V_X serves to clamp the base of transistor Q2 to the voltage level V_X . Therefore, while the pulse is applied to Q3, the device output is clamped to V_X plus two base-emitter drops. By controlling the output voltage point, excess local heating and, hence, current oscillations are prevented.

Below is shown the effect of the controlled voltage point on the peak output current for a five-volt regulator.

Output current versus forced Δ output voltage

Forced ▲ Output Voltage, V	Peak Current,
.25	1.15
.5	1.15
1.0	1.15
1.5	1.15
2.0	1.20 *

* Current oscillations began when the output voltage was forced to 2.0 volts below the nominal output voltage.

As shown above, a slight increase in the peak output current level occurs as the device begins to current oscillate. Since it is not feasible to perform automatic testing with the device oscillating, it is recommended that the forced output voltage test be used even though the peak output, during the oscillating condition, may be slightly (about five percent) higher.




Figure 10-17. Original version of peak output current test circuit




Figure 10-18. Final version of peak output current test circuit

10.6 Discussions of Anomalies

The most apparent irregularity of these voltage regulators is the current oscillation problem discussed in 10.5. Further investigations have disclosed a problem if the regulator is forced to sink current. This can occur when the input voltage is reduced to zero while voltage remains at the output either as a result of a charged capacitor or from some other voltage source. In the 7800 series, shown in figure 10-2 the collector-base junction of Q10 will be forward-biased, placing the full output voltage across the emitter-base junctions of Q8 and Q9. Since this voltage can range from five volts to 24 volts, it may be high enough to break down the emitter-base junctions. When this occurs, current will flow through R8 and R9. For the 24volt devices, this will result in 5.76 watts of power dissipation in each of the two resistors. The result may be destruction of the voltage regulator. A similar condition occurs with the LM140 series, shown in figure 10-3. In this case, the collector-base junction of Q1 becomes forward-biased and, if the emitter base junction of Q11 breaks down, the current is limited only by the bulk resistance of the current path. For this reason, a diode, CR1, was added to the Peak Output Current Test Circuit, shown in figure 10-18. diode is a regulating type with low inverse current and high reverse breakdown voltage requirements.

10.7 Recommendations

Anomalies exist in each device and generally limit device performance and operation. Some are readily apparent and can be compensated for by good circuit design. Other anomalies are more subtle and may not immediately be recognized by the design engineer. For these reasons, a section should be added to the slash sheet to list anomalies. Such a section will be of particular benefit to the device user. However, the manufacturer will benefit by being informed of certain design deficiencies in his product.

Table 10-2. Electrical parameter comparison, device type 02 (case x) (-55°C ≤ T_A ≤ 125°C unless otherwise stated)

F1353153. 6013245 (292,992)		Original Recommendations					
en el militarione		Conditio	ns	Lin	1000		
Characteristics	V, Input Voltage	mA, Load Current	Other	Min	Max	Units	
Output Voltage	7 10 35	-5 -500 -50	$T_A = -55^{\circ}C$ $T_A = 25^{\circ}C$ $T_A = 125^{\circ}C$	4.75 4.80 4.75	5.25 5.20 5.25	Volts	
Line Regulation	7 to 25	-5	$T_A = -55^{\circ}C$ $T_A = 25^{\circ}C$ $T_A = 125^{\circ}C$	-25 -20 -25	+25 +20 +25	mV	
Load Regulation	10	-500 to -5	$T_A = -55^{\circ}C$ $T_A = 25^{\circ}C$ $T_A = 125^{\circ}C$	-75 -50 -75	+75 +50 +75	mV	
Standby Current Drain	7 25 7	-5 -5 -500		-10	0	mA	
Standby Current Drain Change Vs. Line Voltage	7 to 25	-5		-0.8	0	mA	
Standby Current Drain Change Vs. Load Current	7	-500 to -5		-0.5	0	mA	
Output Short Circuit Current	10			-0.7	-0.1	A	
Peak Output Current	10		T _A = 25°C sample only	-1.0	-0.7	A	

Table 10-2. Electrical parameter comparison, device type 02 (case x) (-55°C ≤ TA ≤ 125°C unless otherwise stated)

	Final Recommendations					
		Conditio	ns	Limits		
Characteristics	V, Input Voltage	mA, Load Current	Other	Min	Max	Units
Output Voltage	8 20 35	-5, -500 -5, -500 -5, -50	852 g	4.75	5.25	Volts
	10	-5	$T_A = 150$ °C	4.70	5.30	
Line Regulation	8 to 35 8 to 25	-50 -350	02- 0	-150 -50	+150 +50	mV
Load Regulation	10 35	-500 to -5 -50 to -5	0% 0	-100 -150	+ 100 + 150	mV
Standby Current Drain	10 35	-5 -5	ñ- V	-7.0 -8.0	-0.5 -0.5	mA
Standby Current Drain Change Vs. Line Voltage	8 to 35	-5		-1.0	+1.0	mA
Standby Current Drain Change Vs. Load Current	10	-500 to -5		-0.5	+0.5	mA
Output Short Circuit Current	10 25 35			-2.00 -1.50 -1.00		A
Peak Output Current	8 forced Δ Vout = 0.48		100% Test	-2.00	-0.50	A

Table 10-2 (cont'd). Electrical parameter comparison, device type 02 (case x) $(-55^{\circ}C \le T_A \le 125^{\circ}C$, unless otherwise stated)

(00	I A		unless otherw Recommendatio		ieu)	l
	Conditions			Lin	nits	1
Characteristics	V, Input Voltage	mA, Load Current	Other	Min	Max	Units
Ripple Rejection	10	-50	∆V _{in} =1 V _{rms} BW=10 Hz to 100K Hz	60		dB
Output Noise Voltage	10	- 50	BW=10 Hz to 100K Hz		120	дV _{rms}
Line Transient Response	10	-1	∆V _{in} =3 V		4	m V/V
Load Transient Response	10	-40	ΔI_{L} = -10 mA		1.0	m V/mA
Average Tempera- ture Coefficient of Output Voltage	7	-5	$-55^{\circ}C \leq T_{A}$ $\leq 25^{\circ}C$ $25^{\circ}C \leq T_{A}$ $\leq 125^{\circ}C$	-1.25 -1.25	+1.25	m V/°C
Startup Input Voltage			44 - 188 a	4-	9	Volts
Thermal Shutdown Point			sample only	165	185	°C
A 10,0-160 A 10,0-108 10,0-100			0 0 0 0 0 0		Stell Surfrep	
A 00 .64 00.			Se.		3100	istorene istorene

Table 10-2 (cont'd). Electrical parameter comparison, device type 02 (case x) $(-55^{\circ}\text{C} \leq \text{T}_{A} \leq 125^{\circ}\text{C}$, unless otherwise stated)

	of thinks.		Recommendation				
	Conditions			Limits			
Characteristics	V, Input Voltage	mA, Load Current	Other	Min	Max	Units	
Ripple Rejection	10 *1	-125	Meter BW 10 Hz to 10K Hz	60		dB	
Output Noise Voltage	10	~50	TA = 25°C sample only		125	д V _{rms}	
Line Transient Response	10 **3	-5	TA = 25°C sample only		30	m V/V	
Load Transient Response	10	-50 ++-200	T _A = 25°C sample only		2,5	m V/m A	
Average Tempera- ture Coefficient of Output Voltage	10	-5	sample only	-2.00	+2.00	m V/°C	
Startup Input Voltage			Deleted	dan a V	TEBS S	Volts	
Thermal Shutdown Point			P/O Burn-in		0.000	°C	

^{*} Vripple @ 120 Hz (rms)

^{**} Vpulse

 $^{++\}Delta I_L$

Table 10-3. Electrical parameter comparison, device type 03 (case x) $(-55^{\circ}C \le T_{A} \le 125^{\circ}C$ unless otherwise stated)

			Recommendation			
		Conditio	ns	Lim	its	
Characteristics	V, Input Voltage	mA, Load Current	Other	Min	Max	Units
Output Voltage	14.5 17 35	-5 -500 -50	TA = -55°C TA = 25°C TA = 125°C	11.50	12.60 12.50 12.60	Volts
Line Regulation	14.5 to 35	-5	TA = -55°C TA = 25°C TA = 125°C	-60 -50 -60	+60 +50 +60	mV
Load Regulation	17	-500 to -5	$T_A = -55^{\circ}C$ $T_A = 25^{\circ}C$ $T_A = 125^{\circ}C$	-180 -120 -180	+180 +120 +180	mV
Standby Current Drain	14.5 30 14.5	-5 -5 -500	- 0)	-10	0	mA
Standby Current Drain Change Vs. Line Voltage	14.5 to 30	-5		-0.8	0	mA
Standby Current Drain Change Vs. Load Current	14.5	-500 to -5		-0.5	0	mA
Output Short Circuit Current	17			-0.5	-0.1	A
Peak Output Current	17		TA = 25°C sample only	-1.0	-0.7	A

Table 10-3. Electrical parameter comparison, device type 03 (case x) (-55°C ≤ TA ≤ 125°C unless otherwise stated)

	Final Recommendations					
	Conditions			Limits		
Characteristics	V, Input Voltage	mA, Load Current	Other	Min	Max	Units
Output Voltage	15 27 35	-5, -500 -5, -500 -5, -50	98- 8.79	11.40	12.60	Volts
	17	-5	$T_A = 150$ °C	11.28	12.72	
Line Regulation	15 to 35 15 to 32	-50 -350	202	-360 -120	+360 +120	mV
Load Regulation	17 35	-500 to -5 -50 to -5	38- 2.71	-240 -360	+240 +360	mV
Standby Current Drain	17 35	-5 -5	2. 3.84	-7.0 -8.0	-0.5 -0.5	mA
Standby Current Drain Change Vs. Line Voltage	15 to 35	-5		-1.0	+1.0	mA
Standby Current Drain Change Vs. Load Current	17	-500 to -5		-0.5	+0.5	mA
Output Short Circuit Current	17 32 35			-1.25	-0.01 -0.01 -0.01	A
Peak Output Current	15 forced $\triangle V_{out} =$ 1.13		100% Test	-2.00	-0.50	A

Table 10-3 (cont'd). Electrical parameter comparison, device type 03 (case x) (-55°C ≤ T_A ≤ 125°C, unless otherwise stated)

(-55	C=IA		unless otherw		ted)	
		Condition	Recommendations		nits	-
Characteristics	V, Input Voltage	mA, Load Current	Other	Min	Max	Units
Ripple Rejection	17.5	-50	ΔV _{in} =1V _{rms} BW=10 Hz to 100K Hz	60		dB
Output Noise Voltage	17.5	-50	BW=10 Hz to 100K Hz		180	дV _{rm}
Line Transient Response	17.5	-1	$\Delta v_{in} = 3v$		4.0	mV/V
Load Transient Response	17.5	-40	$\Delta I_L = -10 \text{mA}$		1.0	mV/mA
Average Tempera- ture Coefficient of Output Voltage		-5	-55°C ≤ TA ≤25°C 25°C ≤ TA ≤ 125°C	-3.0 -3.0		mV/°C
Startup Input Voltage					16.5	Volts
Thermal Shutdown Point			sample only	165	185	°C
A 00.8-00.0	tes	r koor			1091	Test D

Table 10-3 (cont'd). Electrical parameter comparison, device type 03 (case x) $(-55^{\circ}C \le T_{A} \le 125^{\circ}C$, unless otherwise stated)

(-55	C=IA		unless otherw		tea)	
		Final I	Recommendations	ons Lin	nite	
Characteristics	V, Input Voltage	mA, Load Current	Other	Min	Max	Units
Ripple Rejection	17 *1	-125	Meter BW 10 Hz to 10K Hz	55		dB
Output Noise Voltage	17	-50	T _A = 25°C sample only		250	д V _{rms}
Line Transient Response	17 **3	-5	TA = 25°C sample only		30.0	mV/V
Load Transient Response	17	-50 ++-200	TA = 25°C sample only		2.5	mV/mA
Average Tempera- ture Coefficient of Output Voltage	17	-5	34 9 38 7 5	-3,0	+3.0	mV/°C
Startup Input Voltage			Deleted			Volts
Thermal Shutdown Point			P/O Burn-in			°C

^{*} Vripple @ 120 Hz (rms)

^{**} Vpulse

^{++ 🛆} I_L

Table 10-4. Electrical parameter comparison, device type 04 (case x) $(-55^{\circ}C \le T_{A} \le 125^{\circ}C$ unless otherwise stated)

(-55	C = TA		unless otherwis		ed)	
		Condition	Recommendations	ons Lin	aita .	
Characteristics	V, Input Voltage	mA, Load Current	Other	Min	Max	Units
Output Voltage	17.5 20 35	-5 -500 -50	$T_{A} = -55^{\circ}C$ $T_{A} = 25^{\circ}C$ $T_{A} = 125^{\circ}C$	14.25 14.40 14.25		Volts
Line Regulation	17.5 to 35	-5	TA = -55°C TA = 25°C TA = 125°C	-75 -60 -75	+75 +60 +75	mV
Load Regulation	20	-500 to -5	TA = -55°C TA = 25°C TA = 125°C	-225 -150 -225	+225 +150 +225	mV
Standby Current Drain	17.5 30 17.5	-5 -5 -500		-10	0	mA
Standby Current Drain Change Vs. Line Voltage	17.5 to 30	-5		-0.8	0	mA
Standby Current Drain Change Vs. Load Current	17.5	-500 to -5		-0,.5	0	mA
Output Short Circuit Current	20		(eart)	-0.5	-0.1	A
Peak Output Current	20		T _A = 25°C sample only	-1.0	-0.7	A

Table 10-4. Elec	etrical particular $C \leq T_A$	rameter co ≤ 125°C i	mparison, dev unless otherwi	ice type se state	e 04 (ca	se x)
· ·	1	Final	Recommendation	ons		
		Conditio	ns	Lin	nits	
Characteristics	V, Input Voltage		Other	Min	Max	Units
Output Voltage	18.5 30 35	-5, -500 -5, -500 -5, -50	98 - J-8.3	14.25	15.75	Volts
	20	-5	$T_A = 150^{\circ}C$	14.10	15.90	
Line Regulation	18.5 to 35	-350		-150	+150	mV
Load Regulation	20 35	-500 to -5 -50 to -5		-300 -450	+300	mV
Standby Current Drain	20 35	-5 -5		-7.0 -8.0	-0.5 -0.5	mA
Standby Current Drain Change Vs. Line Voltage	18.5 to 35	-5		-1.0	+1.0	mA
Standby Current Drain Change Vs.	20	-500 to -5		-0.5	+0.5	mA

35	-350		-150	+150	mV
20 35	-500 to -5 -50 to -5	E94	-300 -450	+300	mV
20 35	-5 -5		-7.0 -8.0	-0.5 -0.5	mA
18.5 to 35	-5		-1.0	+1.0	mA
20	-500 to -5		-0.5	+0.5	mA
20 35			-1.75 -1.00	-0.01 -0.01	A
18.5 forced △Vout = 1.43		100% Test	-2.00	-0.50	A
	20 35 20 35 18.5 to 35 20 20 35 18.5 forced \triangle Vout	35 -500 to -5 20 35 -50 to -5 20 -5 35 -5 18.5 to 35 20 -500 to -5 20 35 18.5 forced △Vout	35 -500 to -5 20 35 -50 to -5 20 35 -5 18.5 to 35 20 -500 to -5 20 35 18.5 forced △Vout 100% Test	35 -500 to -5 20 35 -50 to -5 -450 20 -7.0 -8.0 18.5 to -5 20 -500 to -5 -7.0 -8.0 -1.0 20 -500 to -5 -1.0 20 -1.75 -1.00 18.5 forced △Vout 100% Test -2.00	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$

Table 10-4 (cont'd). Electrical parameter comparison, device type 04 (case x) (-55°C ≤ T_A ≤ 125°C, unless otherwise stated)

(-55	C = TA	$\leq 125^{\circ}C$	unless otherw	ise sta	ited)	
	0.0115 4.05		Recommendation			
		Condition	ons	Lin	nits	
Characteristics	V, Input Voltage	mA, Load Current	Other	Min	Max	Units
Ripple Rejection	20.5	-50	\(\Delta V_{in} = 1 V_{rms} \) \(BW = 10 \text{ Hz} \) \(to 100 K \text{ Hz} \)	60		dB
Ouput Noise Voltage	20.5	-50	BW = 10 Hz to 100K Hz		180	д V _{rms}
Line Transient Response	20.5	-1	$\Delta V_{in} = 3 \text{ V}$		4.0	mV/V
Load Transient Response	20.5	-40	$\Delta I_{L} = -10 \text{ mA}$		1.0	mV/mA
Average Tempera- ture Coefficient of Output Voltage	17.5	-5	-55°C ≤ TA ≤ 25°C 25°C ≤ TA ≤ 125°C	-3.75 -3.75		mV/°C
Startup Input Voltage					19.5	Volts
Thermal Shutdown Point			sample only	165	185	°C
A 10.3- 13 10 10 10 10 10 10 10		e stor	100		50g	

Table 10-4(cont'd). Electrical parameter comparison, device type 04 (case x) $(-55^{\circ}C \le T_{A} \le 125^{\circ}C$, unless otherwise stated)

	U - IA	,	uniess otherw	ise sta	teu)	
			Recommendation			
		Conditio	ns	Limits		
Characteristics	V, Input Voltage	mA, Load Current	Other	Min	Max	Units
Ripple Rejection	20 *1	-125	Meter BW 10 Hz to 10K Hz	53		dB
Output Noise Voltage	20	-50	T _A = 25°C sample only		300	д V _{rms}
Line Transient Response	20 **3	-5	TA = 25°C sample only		30.0	mV/V
Load Transient Response	20	-50 ++-200	$T_A = 25^{\circ}C$ sample only		2.5	mV/mA
Average Tempera- ture Coefficient of Output Voltage	20	-5		-3.75	+3.75	mV/°C
Startup Input Voltage			Deleted			Volts
Thermal Shutdown Point			P/O Burn-i	n	: 3 (14.3) - 2: 5: 73 - 11.6: - 1	°C

^{*} Vripple @ 120 Hz (rms)

^{**} Vpulse

⁺⁺ Δ IL

Table 10-5. Electrical parameter comparison, device type 05 (case x) (-55°C ≤ T_A ≤ 125°C unless otherwise stated)

	Original Recommendations						
		Conditio		Limits			
Characteristics	V, Input Voltage	mA, Load Current	Other	Min	Max	Units	
Output Voltage	27 40 29 40	-5 -5 -500 -75	$TA = -55^{\circ}C$ $TA = 25^{\circ}C$ $TA = 125^{\circ}C$	23.30	25.00 24.70 25.00	Volts	
Line Regulation	27 to 40	-5	$T_{A} = -55^{\circ}C$ $T_{A} = 25^{\circ}C$ $T_{A} = 125^{\circ}C$	-120 -100 -120	+120 +100 +120	mV	
Load Regulation	29	-500 to -5	$T_{A} = -55^{\circ}C$ $T_{A} = 25^{\circ}C$ $T_{A} = 125^{\circ}C$	-240 -180 -240	+240 +180 +240	mV	
Standby Current Drain	27 40 27	-5 -5 -500		-10	0	mA	
Standby Current Drain Change Vs. Line Voltage	27 to 40	-5		-0.8	0	m A	
Standby Current Drain Change Vs. Load Current	27	-500 to -5		-0.5	0	mA	
Output Short Circuit Current	29		(SM)	-0.3	-0.1	A	
Peak Output Current	29		$T_A = 25^{\circ}C$ sample only	-1.0	-0.7	A	

Table 10-5. Electrical parameter comparison, device type 05 (case x) $(-55^{\circ}\text{C} \leq \text{T}_{A} \leq 125^{\circ}\text{C}$ unless otherwise stated)

	Final Recommendations					
		Conditio	ns	Lin	nits	Units
Characteristics	V, Input Voltage	mA, Load Current	Other	Min	Max	
Output Voltage	28 38 40	-5, -500 -5, -500 -5, -50	68 - 68 -	22.80		Volts
	30	-5	$T_A = 150$ °C	22.56	25.44	
Line Regulation	28 to 40 28 to 38			-720 -240		mV
Load Regulation	30 40	-500 to -5 -50 to -5		-480 -720		mV
Standby Current Drain	30 40	-5 -5		-7.0 -8.0		mA
Standby Current Drain Change Vs. Line Voltage	28 to 40	-5		-1.0	+1.0	mA
Standby Current Drain Change Vs. Load Current	30	-500 to -5		-0.5	+0.5	mA
Output Short Circuit Current	30 38 40			-1. 25 -1.00 -1.00		A
Peak Output Current	$\begin{array}{c} 28 \\ \text{forced} \\ \triangle V_{\text{out}} \\ = 2.28 \end{array}$		100% Test	-2.00	-0.50	A

Table 10-5 (cont'd). Electrical parameter comparison, device type 05 (case x) $(-55^{\circ}C \leq T_A \leq 125^{\circ}C$, unless otherwise stated)

(-55	$C \leq T_A$	$\leq 125^{\circ}C$	unless otherw	ise sta	ted)	
		Original Recommendation				
		Conditio	ons	Limits		
Characteristics	V, Input Voltage	mA, Load Current	Other	Min	Max	Units
Ripple Rejection	30	-50	$\Delta V_{in} = 1V_{rms}$ $BW = 10 Hz$ to 100K Hz	60		dB
Output Noise Voltage	30	-50	BW = 10 Hz to 100K Hz		240	д V _{rms}
Line Transient Response	30	-1	$\Delta v_{in} = 3v$		4.0	mV/V
Load Transient Response	30	-40	$\Delta I_L = -10 \text{mA}$		1.0	mV/mA
Average Tempera- ture Coefficient of Output Voltage	27	-5	$-55^{\circ}C \leq T_{A}$ $\leq 25^{\circ}C$ $25^{\circ}C \leq T_{A}$ $\leq 125^{\circ}C$	-6.0 -6.0	+6.0	mV/°C
Startup Input Voltage					29.0	Volts
Thermal Shutdown Point			sample only	165	185	°C
					1 (adi	

Table 10-5 (cont'd). Electrical parameter comparison, device type 05 (case x) $(-55^{\circ}\text{C} \leq \text{T}_{A} \leq 125^{\circ}\text{C}$, unless otherwise stated)

(-00	C=IA	= 123 C,	umess otherw	ise sta	itea)	
			Recommendation			
		Conditio	ns	Limits		
Characteristics	V, Input Voltage	mA, Load Current	Other	Min	Max	Units
Ripple Rejection	30 *1	-125	Meter BW 10 Hz to 10K Hz	50		dB
Output Noise Voltage	30	-50	T _A = 25°C sample only		500	д V _{rms}
Line Transient Response	30 **3	-5	T _A = 25°C sample only		30.0	mV/V
Load Transient Response	30	-50 ++-200	T _A = 25°C sample only		2.5	mV/mA
Average Tempera- ture Coefficient of Output Voltage	30	-5	sample only	-6.0	+6.0	mV/°C
Startup Input Voltage			Deleted			Volts
Thermal Shutdown Point			P/O Burn-in		92 163 05(161	°C

^{*} Vripple @ 120 Hz (rms)

^{**} V_{pulse}

 $^{^{++}\}Delta I_{L}$

Table 10-6. Electrical parameter comparison, device type 06 (case y) $(-55^{\circ}C \le T_{A} \le 125^{\circ}C$ unless otherwise stated)

(-55	$C \leq T_A$		unless otherwis		ed)	,
		Condition	Recommendations		nits	
Characteristics	V, Input Voltage	mA, Load	Other	Min	Max	Units
Output Voltage	7 10 20 35	-5 -1,500 -750 -200	$T_{A} = -55^{\circ}C$ $T_{A} = 25^{\circ}C$ $T_{A} = 125^{\circ}C$	4.75 4.80 4.75	5.25 5.20 5.25	Volts
Line Regulation	7 to 25	-5	TA = -55°C TA = 25°C TA = 125°C	-20	+25 +20 +25	mV
Load Regulation	10 20	-1,500 to -5 750 to -5	$T_{A} = -55^{\circ}C$ $T_{A} = 25^{\circ}C$ $T_{A} = 125^{\circ}C$	-75 -50 -75	+75 +50 +75	mV
Standby Current Drain	7 25 7	-5 -5 -1,500		-10	0	mA
Standby Current Drain Change Vs. Line Voltage	7 to 25	-5		-0.8	0	mA
Standby Current Drain Change Vs. Load Current	7	-1,500 to -5		-0.5	0	mA
Output Short Circuit Current	10		(1997)	-2.0	-0.3	A
Peak Output Current	10		T _A = 25°C sample only	-3.0	-2.0	A

Table 10-6. Electrical parameter comparison, device type 06 (case y) (-55°C ≤ T_A ≤ 125°C unless otherwise stated)

	Final Recommendations					
		Condition	ns	Lin	nits	
Characteristics	V, Input Voltage	mA, Load Current	Other	Min	Max	Units
Output Voltage	8 20 35	-5, -1,000 -5, -1,000 -5, -100	N/S- 0)	4.75	5.25	Volts
	10	-5	$T_A - 150$ °C	4.70	5.30	
Line Regulation	8 to 35 8 to 25	-100 -500		-150 -50	+150 +50	mV
Load Regulation	10 35	-1,000 to -5 -100 to -5	n 0	-100 -150	+100 +150	mV
Standby Current Drain	10 35	-5 -5	8-	-7.0 -8.0	-0.5 -0.5	mA
Standby Current Drain Change Vs. Line Voltage	8 to 35	-5		-1.0	+1.0	mA
Standby Current Drain Change Vs. Load Current	10	-1,000 to -5		-0.5	+0.5	mA
Output Short Circuit Current	10 25 35			-4.0 -3.0 -2.0	-0.02 -0.02 -0.02	A
Peak Output Current	8 forced Vout = 0.48		100% Test	-4.0	-1.0	A

Table 10-6(cont'd). Electrical parameter comparison, device type 06 (case y) (-55°C ≤ TA ≤ 125°C, unless otherwise stated)

			Recommendatio				
	Conditions			Limits			
Characteristics	V, Input Voltage	mA, Load Current	Other	Min	Max	Units	
Ripple Rejection	10	-200	$\Delta V_{in} = 1V_{rms}$ $BW = 10 \text{ Hz}$ to 100K Hz	60		dB	
Output Noise Voltage	10	-200	BW = 10 Hz to 100K Hz		120	д V _{rms}	
Line Transient Response	10	-1	$\Delta v_{in} = 3v$	-	4.0	mV/V	
Load Transient Response	10	-40	$\Delta I_{L} = -10 \text{mA}$		1.0	mV/mA	
Average Tempera- ture Coefficient of Output Voltage	7	-5	-55°C ≤ T _A ≤ 25°C 25°C ≤ T _A ≤ 125°C	-1.25 -1.25		mV/°C	
Startup Input Voltage			8- 7-88 -		9	Volts	
Thermal Shutdown Point			sample only	165	185	°C	
					Page hart of		
4 4 4 6.4	e dest	9001	10077 1007 20 0			inerac)	

Table 10-6 (cont'd). Electrical parameter comparison, device type 06 (case y) (-55°C ≤ TA ≤ 125°C, unless otherwise stated)

(-00	CEIA		unless otherw		tea)	
		Final I Conditio	Recommendatio	ns Limits		-
Characteristics	V, Input Voltage	mA, Load Current	Other	Min	Max	Units
Ripple Rejection	10 *1	-350	Meter BW 10 Hz to 10K Hz	60		dB
Output Noise Voltage	10	-100	T _A = 25°C sample only		125	д V _{rms}
Line Transient Response	10 **3	-5	T _A = 25°C sample only		30	mV/V
Load Transient Response	10	-100 ++-400	T _A = 25°C sample only		2.5	mV/mA
Average Tempera- ture Coefficient of Output Voltage	10	-5	sample only	-2.0	+2.0	mV/°C
Startup Input Voltage			Deleted		6 932.653 5084.3	Volts
Thermal Shutdown Point			P/O Burn-in	1	reman Zegaza brean	°C

^{*} Vripple @ 120 Hz (rms)

^{**} Vpulse

^{++∆1&}lt;sub>L</sub>

Table 10-7. Electrical parameter comparison, device type 07 (case y) (-55°C ≤ T_A ≤ 125°C unless otherwise stated)

$(-55^{\circ}C \le T_A \le 125^{\circ}C \text{ unless otherwise stated})$ Original Recommendations						
		Conditio		Lim	its	
Characteristics	V, Input Voltage		Other	Min	Max	Units
Output Voltage	14.5 17 30 35	-5 -1,500 -750 -200	$T_A = -55^{\circ}C$ $T_A = 25^{\circ}C$ $T_A = 125^{\circ}C$	11.50	12.60 12.50 12.60	Volts
Line Regulation	14.5 to 35	-5	$T_{A} = -55^{\circ}C$ $T_{A} = 25^{\circ}C$ $T_{A} = 125^{\circ}C$	-60 -50 -60	+60 +50 +60	mV
Load Regulation	17 30	-1,500 to -5 -750 to -5	$T_A = 25^{\circ}C$	-180 -120 -180	+180 +120 +180	mV
Standby Current Drain	14.5 30 14.5	-5 -5 -1,500	- O	-10	0	mA
Standby Current Drain Change Vs. Line Voltage	14.5 to 30	-5		-0.8	0	mA
Standby Current Drain Change Vs. Load Current	14.5	-1,500 to -5		-0.5	0	mA
Output Short Circuit Current	17		14017	-1.0	-0.15	A
Peak Output Current	17		TA = 25°C sample only	-3.0	-2.0	A

Table 10-7. Electrical parameter comparison, device type 07 (case y) (-55°C ≤ T_A ≤ 125°C unless otherwise stated)

	Final Recommendations					
		Condition	ns	Lim	its	Units
Characteristics	V, Input Voltage	mA, Load Current	Other	Min	Max	
Output Voltage	15 27 35	-5, -1, 000 -5, -1, 000 -5, -100	0.00		12.60	Volts
	17	-5	$T_A = 150^{\circ}C$	11.28	12.72	
Line Regulation	15 to 35 15 to 32		104-	-360 -120	+360 + 120	mV
Load Regulation	17 35	-1,000 to -5 -100 to -5	pl= 0,10	-240 -360	+240 +360	mV
Standby Current Drain	17 35	-5 -5	5- 4.81	-7.0 -8.0	5 5	mA
Standby Current Drain Change Vs. Line Voltage	15 to 35	-5		-1.0	+1.0	mA
Standby Current Drain Change Vs. Load Current	10	-1,000 to		-0.5	+0.5	mA
Output Short Circuit Current	17 32 35			-3.5 -2.5 -2.00	-0.02 -0.02 -0.02	A
Peak Output Current	8 forced △Vout = 1.13		100% Test	-4.0	-1.0	A

Table 10-7(cont'd). Electrical parameter comparison, device type 07 (case y) (-55°C ≤ T_A ≤ 125°C, unless otherwise stated)

$(-55^{\circ}C \le T_{A} \le 125^{\circ}C$, unless otherwise stated) Original Recommendations						
		Conditio		Lin	nits	-
Characteristics	V, Input Voltage	mA, Load Current	Other	Min	Max	Units
Ripple Rejection	17.5	-200	$\Delta V_{in} = 1V_{rms}$ $BW = 10 \text{ Hz}$ to 100K Hz	60		dB
Output Noise Voltage	17.5	-200	BW = 10 Hz to 100K Hz		180	д V _{rms}
Line Transient Response	17.5	-1	$\Delta v_{in} = 3v$		4.0	mV/V
Load Transient Response	17.5	-40	$\Delta I_L = 10 \text{mA}$		1.0	mV/m
Average Tempera- ture Coefficient of Output Voltage	14.5	-5	-55°C ≤ T _A ≤ 25°C 25°C ≤ T _A ≤ 125°C	-3.0 -3.0	+3.0	mV/°C
Startup Input Voltage					16.5	Volts
Thermal Shutdown Point			sample only	165	185	°C
A 0.1 0.3	15-93	Foot	4			Epril States Separate

Table 10-7(cont'd). Electrical parameter comparison, device type 07 (case y) (-55°C ≤ T A ≤ 125°C, unless otherwise stated)

(-55	$C \leq T_A$	$\leq 125^{\circ}C$	unless otherw	ise sta	ted)	
	Final Recommendations Conditions Limits					
Characteristics	V, Input Voltage	mA, Load Current	Other	Min	Max	Units
Ripple Rejection	17 *1	-350	Meter BW 10Hz to 10K Hz	55		dB
Output Noise Voltage	17	-100	T _A = 25°C sample only		250	д V _{rms}
Line Transient Response	17 **3	-5	TA = 25°C sample only		30.0	mV/V
Load Transient Response	17	-100 ++-400	T _A = 25°C sample only		2.5	mV/mA
Average Tempera- ture Coefficient of Output Voltage	17	-5	063 E-1	-3.0	+3.0	mV/°C
Startup Input Voltage			Deleted			Volts
Thermal Shutdown Point			P/O Burn-in			°C

^{*} Vripple @ 120 Hz (rms)

^{**} Vpulse

⁺⁺ **\D** I_L

Table 10-8. Electrical parameter comparison, device type 08 (case y) (-55°C ≤ T_A ≤ 125°C unless otherwise stated)

(-55	C = TA		unless otherwi		ed)	
		Original Recommendations Conditions Limits				
				Limits		
Characteristics	V, Input Voltage	mA, Load Current	Other	Min	Max	Units
Output Voltage	17.5 20 30 35	-5 -1,500 -750 -200	$T_A = -55^{\circ}C$ $T_A = 25^{\circ}C$ $T_A = 125^{\circ}C$	14.40	15.75 15.60 15.75	Volts
Line Regulation	17.5 to 35	-5	$T_A = -55^{\circ}C$ $T_A = 25^{\circ}C$ $T_A = 125^{\circ}C$	- 75 -60 -75	+ 75 + 60 + 75	mV
Load Regulation	20 30	-1,500 to -5 -750 to -5	$T_A = 25^{\circ}C$	-225 -150 -225	+225 +150 +225	mV
Standby Current Drain	17.5 30 17.5	-5 -5 -1,500	8	-10	0	m A
Standby Current Drain Change Vs. Line Voltage	17.5 to 30	-5		-0.8	0	mA
Standby Current Drain Change Vs. Load Current	17.5	-1,500 to -5		-0.5	0	mA
Output Short Circuit Current	20			-1.0	-0.15	A
Peak Output Current	20		$T_A = 25^{\circ}C$ sample only	-3.0	-2.0	A

Table 10-8. Electrical parameter comparison, device type 08 (case y) $(-55^{\circ}C \le T_{A} \le 125^{\circ}C$ unless otherwise stated)

	Final Recommendations					
	Conditions			Limits		
Characteristics	V, Input Voltage	mA, Load Current	Other	Min	Max	Units
Output Voltage	18.5 30 35	-5, -1,000 -5, -1,000 -5, -100		14.25	15.75	Volts
	20	-5	$T_A = 150^{\circ}C$	14.10	15.90	
Line Regulation	18.5 to 35	-500		-150	+150	mV
Load Regulation	20 35	-1,000 to -5 -100 to -5		-300 -450	+300 +450	mV
Standby Current Drain	20 35	-5 -5		-7.0 -8.0	-0.5 -0.5	mA
Standby Current Drain Change Vs. Line Voltage	18.5 to 35	-5		-1.0	+1.0	mA
Standby Current Drain Change Vs. Load Current	20	-1,000 to -5		-0.5	+0.5	mA
Output Short Circuit Current	20 35			-3.5 -2.0	-0.02 -0.02	A
Peak Output Current	18.5 forced △Vout =1.43			-4.0	-1.0	A

Table 10-8(cont'd). Electrical parameter comparison, device type 08 (case y) (-55°C ≤ T_A ≤ 125°C, unless otherwise stated)

(-99	CETA	≥ 125°C,	unless otherw	ise sta	ted)	
	Original Recommendatio					
	Conditions			Lin	nits	
Characteristics	V, Input Voltage	mA, Load Current	Other	Min	Max	Units
Ripple Rejection	20.5	-200	$\Delta V_{in} = 1V_{rmS}$ $BW = 10 \text{ Hz}$ to 100K Hz	60		dB
Output Noise Voltage	20.5	-200	BW = 10 Hz to 100K Hz		180	д V _{rms}
Line Transient Response	20.5	-1	$\Delta V_{in} = 3V$		4.0	mV/V
Load Transient Response	20.5	-40	$\Delta I_{L} = -10 \text{mA}$		1.0	mV/mA
Average Tempera- ture Coefficient of Output Voltage	17.5	-5	$ \begin{array}{l} -55^{\circ}C \leq T_{A} \\ \leq 25^{\circ}C \\ 25^{\circ}C \leq T_{A} \\ \leq 125^{\circ}C \end{array} $		+3.75	mV/°C
Startup Input Voltage					19.5	Volts
Thermal Shutdown Point			sample only	165	185	°C

Table 10-8 (cont'd). Electrical parameter comparison, device type 08 (case y) $(-55^{\circ}C \le T_{A} \le 125^{\circ}C$, unless otherwise stated)

	Final Recommendations					
		Conditio		Lin	nits	
Characteristics	V, Input Voltage	mA, Load Current	Other	Min	Max	Units
Ripple Rejection	20 *1	-350	Meter BW 10 Hz to 10K Hz	53		dB
Output Noise Voltage	20	-100	$T_A = 25^{\circ}C$ sample only		300	д V _{rms}
Line Transient Response	20 **3	-5	T _A = 25°C sample only		30	mV/V
Load Transient Response	20	-100 ++-400	$T_A = 25^{\circ}C$ sample only		2.5	mV/m
Average Tempera- ture Coefficient of Output Voltage	20	-5		-3.75	+3.75	mV/°C
Startup Input Voltage			Deleted			Volts
Thermal Shutdown Point			P/O Burn-in			°C

^{*} Vripple @ 120 Hz (rms)

^{**} Vpulse

 $^{^{++}}$ Δ I $_{
m L}$

Table 10-9. Electrical parameter comparison, device type 09 (case y) $(-55^{\circ}C \le T_{A} \le 125^{\circ}C$ unless otherwise stated)

$(-55^{\circ}C \le T_A \le 125^{\circ}C \text{ unless otherwise stated})$ Original Recommendations						
		Conditio		Lin	nits	
Characteristics	V, Input Voltage	mA, Load Current	Other	Min	Max	Units
Output Voltage	27 40 29 40	-5 -5 -1,500 -750	$T_A = -55^{\circ}C$ $T_A = 25^{\circ}C$ $T_A = 125^{\circ}C$	23.30	25.00 24.70 25.00	Volts
Line Regulation	27 to 40	-5	$T_A = -55^{\circ}C$ $T_A = 25^{\circ}C$ $T_A = 125^{\circ}C$	-120 -100 -120	+120 +100 +120	mV
Load Regulation	29 40	-1,500 to -5 -750 to -5	$T_A = 25^{\circ}C$	-240 -180 -240	+240 +180 +240	mV
Standby Current Drain	27 40 27	-5 -5 -1,500		-10	0	mA
Standby Current Drain Change Vs. Line Voltage	27 to 40	-5	1	-0.8	0	m A
Standby Current Drain Change Vs. Load Current	27	-1,500 to -5		-0.5	0	mA
Output Short Circuit Current	29			-0.5	-0.1	A
Peak Output Current	29		T _A = 25°C sample only	-3.0	-2.0	A

Table 10-9.	Electrical parameter comparison, device type 09 (case y)
	$(-55^{\circ}C \le T_{\Lambda} \le 125^{\circ}C$ unless otherwise stated)

(-55	$C \leq T_A$		inless otherwi		ed)	
		Conditio	Recommendati		nits	
Characteristics	V, Input Voltage	mA, Load	Other	Min	Max	Units
Output Voltage	28 38 40	-5, -1, 000 -5, -1, 000 -5, -100			25.20	Volts
	30	-5	$T_A = 150^{\circ}C$	22.56	25.44	
Line Regulation	28 to 40 28 to 38	-100 -500	0.8 + 0	-720 -240	+720 +240	mV
Load Regulation	30	-1,000 to		-480	+480	mV
	40	-100 to -5		-720	+720	
Standby Current Drain	30 40	-5 -5	.097	-7.0 -8.0	-0.5 -0.5	mA
Standby Current Drain Change Vs. Line Voltage	28 to 40	-5		-1.0	+1.0	mA
Standby Current Drain Change Vs. Load Current	30	-1,000 to -5		-0.5	+0.5	mA
Output Short Circuit Current	30 38 40			-2.5 -2.0 -2.0	-0.02 -0.02 -0.02	A
Peak Output Current	28 forced ΔV_{out} = 2.28			-4.0	-1.0	A

Table 10-9 (cont'd). Electrical parameter comparison, device type 09 (case y) $(-55^{\circ}C \le T_A \le 125^{\circ}C$. unless otherwise stated)

(-55	$^{\circ}C \leq T_{A}$	$\leq 125^{\circ}C$	unless otherw	ise sta	ted)	
			Recommendation			
		Conditio	ons	Lin	nits	
Characteristics	V, Input Voltage	mA, Load Current	Other	Min	Max	Units
Ripple Rejection	30	-200	$\Delta V_{in} = 1V_{rms}$ $BW = 10 \text{ Hz}$ to 100K Hz	60		dB
Output Noise Voltage	30	-200	BW=10 Hz to 100K Hz		240	д V _{rms}
Line Transient Response	30	-1	$\Delta V_{in} = 3V$		4.0	mV/V
Load Transient Response	30	-40	$\Delta I_{L} = -10 \text{mA}$		1.0	mV/mA
Average Tempera- ture Coefficient of Output Voltage	27	- 5	$-55^{\circ}C \leq T_{A}$ $\leq 25^{\circ}C$ $25^{\circ}C \leq T_{A}$ $\leq 125^{\circ}C$	-6.0 -6.0		mV/°C
Startup Input Voltage					29.0	Volts
Thermal Shutdown Point			sample only	165	185	°C
				4	le	bo speq

Table 10-9(cont'd). Electrical parameter comparison, device type 09 (case y) $(-55^{\circ}C \le T_{A} \le 125^{\circ}C$, unless otherwise stated)

C = IA	= 123 C,	unless otherw	ise sta	tea)	
V, Input Voltage	mA, Load Current	Other	Min	Max	Units
30 *1	-350	Meter BW 10 Hz to 10K Hz	50		dВ
30	-100	TA = 25°C sample only		500	д V _{rms}
30 **3	-5	$T_A = 25^{\circ}C$ sample only		30	mV/V
30	-100 ++-400	$T_A = 25^{\circ}C$ sample only		2.5	mV/mA
30	-5	sample only	-6.0	+6.0	mV/°C
		Deleted			Volts
		P/O Burn-in			°C
	V, Input Voltage 30 *1 30 **3	Final I Condition V, Input MA, Load Current 30 -350 *1 -350 30 -100 30 -5 **3 -5 **3 -100 ++-400	Final Recommendations V, Input Voltage MA, Load Current	Final Recommendations Conditions Conditions Lin	Conditions Limits

^{*} Vripple @ 120 Hz (rms)

^{**} Vpulse

^{++ 🛆} I_L

SECTION XI

MIL-M-38510/109 PRECISION TIMERS

Table of Contents

	alder diner exten	Page
11.1	Introduction	XI-1
11.2	Background	XI-1
11.3	Device Description	XI-1
11.4	Table I Parameter Problems	XI-14
11.5	Table I Changes	XI-17
11.6	Test Circuit Changes	XI-17
11.7	Burn-in Test Circuits	XI-26
11.8	Other Specification Changes	XI-26
11.9	Discussion	XI-27
11.10	Recommendations for Future Effort	XI-28

LIST OF FIGURES

Figure	<u>Title</u>	Page
11-1	Block diagram	XI-2
11-2	Device truth table	XI-3
11-3	Schematic of 555	XI-5
11-4	Monostable operation	XI-6
11-5	Astable operation	XI-8
11-6	Low to high transition at output	XI-9
11-7	High to low transition at output	XI-10
11-8	Change in high-to-low transition at output due to loading	XI-11
11-9	Variation with vendor of logic "O" step in monostable mode	XI-12
11-10	Effect of load variation on output logic "O" step	XI-15
11-11	Load dependence of discharge time	XI-16
	LIST OF TABLES	
Table	<u>Title</u>	Page
11-1	Comparison of Table I electrical character-	XI- 18

SECTION XI

MIL-M-38510/109 PRECISION TIMERS

11.1 Introduction

The specified task with MIL-M-38510/109 was to review and evaluate comments from manufacturers of 555 and 556 timers and markup the preliminary draft. All interested device manufacturers had reviewed and commented on the preliminary draft. The over-all goal was to issue a final slash sheet to assure availability of quality parts at a reasonable price for military users.

11.2 Background

The main problem encountered with accomplishing the stated task was that nearly every manufacturer did not really know his device well enough to respond to the proposed slash sheet. These manufacturers were also hesitant to spend the time and money to determine the problem areas. However, one manufacturer did indicate a great deal of interest and spent the time and money to determine his yield. Three manufacturers had indicated at least mild interest by commenting on the preliminary draft. Their devices were used, as required, to assess potential test/device problems.

The three main manufacturers were Signetics, Motorola and Fairchild. The National device did not conform to the device truth table of all other manufacturers' devices and therefore was dropped from the slash sheet.

11.3 Device Description

11.3.1 Block Diagram

The 555 timer block diagram is shown in figure 11-1. It consists of two voltage comparators, a flip-flop, an output stage, a discharge transistor and a resistive divider. The resistive divider provides reference voltages of 1/3 $\rm V_{cc}$ and 2/3 $\rm V_{cc}$ for the comparators. The threshold comparator uses the 2/3 $\rm V_{cc}$ reference and the trigger comparator uses the 1/3 $\rm V_{cc}$ reference. When the trigger comparator input is less than 1/3 $\rm V_{cc}$ it sets the flip-flop and the output goes to a logic "1" state. The flip-flop is latched to the set state until the threshold comparator input is greater than 2/3 $\rm V_{cc}$, at which point it resets the flip-flop and the output goes to a logic "0" state. The flip-flop is then latched to the reset state. The flip-flop can also be reset by a logic "0" at its reset input. Figure 11-2 shows the truth table which describes the device's response to the various combinations. A reset signal on the RESET line overrides the set signal on the TRIGGER line (see states 3 and 11 in figure 11-2). However, a reset signal on the THRFSHOLD line does not override the set signal on the TRIGGER line (see states 6 and 10 in figure 11-2). The discharge transistor is off when the output is high (set) and on when the output is low (reset).




Figure 11-1. Block diagram

	INPUTS		OUTPUT
RESET	THRESHOLD	TRIGGER	
V	0	1	RESETS (Z)
T	1	1	0
T.	0	0	75
V	1	0	77
1	17	1	RESETS
1	17	0	1
0	15	1	0
0	17	0	0
1	0	T	SETS(J)
1	1	T	IL (SEE MOTE)
0	0	U	0
0	1	TI	0

Notes:

- 1. Some devices latch high for V_{cc} < 10VDC
- 2. Discharge transistor follows the output as follows:

Output High = Discharge transistor Off Output Low = Discharge transistor ON

Figure 11-2. Device truth table

11.3.2 Circuit Schematic

Referring to figure 11-3, the timer circuit consists of two comparators. The threshold comparator is made up of Q1-Q8 with the output of the comparator at the collector of Q6. When the base of Q1 is at a higher voltage than the base of Q4, Q6 increases its level of conduction from its collector down through Q15 or Q16 (depending on the base drive of Q15). The trigger comparator is made up of Q10-Q13 with the output at the collector of Q11. When the base of Q10 is at a lower voltage than the base of Q13, Q11 will conduct and provide base drive to Q15.

The flip-flop is made up of Q15-Q19 with the output at the collector of Q17 which controls the base of Q20 (in the output stage). The flip-flop is set by turning on Q15 which forces Q16 off and Q17 on. Q20 will then go off and make the output go high. Even when Q15 goes off, Q17 will stay on because Q16 does not have base drive. The flip-flop is reset when Q6 increases its conduction level and turns on Q16 which forces Q17 off. Q20 will then go on and make the output go low. When Q6 decreases its conduction, Q16 gets its base drive through R11 because the base of Q20 will be more than two diode drops above ground and, therefore, force current to flow through R11. When Q15 is turned on to set the flip-flop, the current coming through R11 is diverted from the base of Q16 to Q15, and Q17 goes on as described earlier.

The output stage is made up of Q20-Q24. Q20 controls the output stage. When Q20 is off, Q21 and Q22 are on and can supply current to the load, while Q24 is off. When Q20 is turned on, it turns Q21 and Q22 off and turns Q24 on. Q24 sinks load current. When excessive sink current is required, Q24 comes out of saturation and its collector voltage will rise until Q23 conducts the extra current into Q20 and to ground through several paths (R15, base of Q24 and base of Q14).

The discharge transistor is Q24 which is turned on when Q20 is on and turned off when Q20 is off. When Q23 conducts to help sink load current, that current provides additional base drive for the discharge transistor.

11.3.3 Monostable Operation

In the monostable mode, an external capacitor is charged through an external resistor (connected to $\rm V_{CC}$) and discharged through the discharge transistor. The THRESHOLD line monitors the capacitor voltage and turns on the discharge transistor when the capacitor voltage gets up to 2/3 $\rm V_{CC}$. The discharge transistor stays on until a set signal on the TRIGGER line (TRIGGER voltage less than 1/3 $\rm V_{CC}$) turns the discharge transistor OFF and allows the capacitor to charge up again. Figure 11-4 shows the schematic for monostable operation. A .01 $\rm \mu F$ capacitor is recommended at CONTROL VOLTAGE pin (2/3 $\rm V_{CC}$ point of resistive divider) to shunt high frequency noise currents to ground. The RESET line should also be connected to $\rm V_{CC}$ to minimize noise pick-up problems.

SCHEMATIC 555 OR 1/2 556 DUAL TIMER




Figure 11-3. Schematic of 555




Figure 11-4. Monostable operation

11.3.4 Astable Operation

In the astable mode, a capacitor is charged through two series resistors and discharged through one resistor via the discharge transistor. The THRESHOLD and TRIGGER lines monitor the capacitor voltage and turn the discharge transistor on and off. Figure 11-5 shows the schematic for astable operation. With the discharge transistor off, the capacitor charges up toward $\rm V_{cc}$. When the voltage gets 2/3 $\rm V_{cc}$, the THRESHOLD input resets the flip-flop, turning on the discharge transistor. The capacitor discharges toward zero until it reaches 1/3 $\rm V_{cc}$. The TRIGGER input then sets the flip-flop which turns the discharge transistor off again, and the cycle repeats itself. The voltage waveforms of the capacitor voltage and output are shown in figure 11-5.

11.3.5 Device Idiosyncracies


The 555 timer was originally designed to satisfy the need for a low-cost, commercial timing circuit. Thus, a device with inconsistencies at the output, no T^2L compatibility of reset input over the military temperature range, and lack of accuracy at the military temperatures came into being to meet the needs of the commercial market.

11.3.5.1 Output Waveform Idiosyncrasies

The output waveform has five basic idiosyncrasies. First, a change of slope in the rising edge occurs at approximately three volts with $V_{\rm cc}$ at 4.5 VDC or about 1.5 volts below $V_{\rm cc}$. Figure 11-6 shows the variation in rising edge between the three manufacturers observed. The sequential turn-on of the two pull-up transistors (Q21 then Q22) is the apparent cause.

Second, a discontinuity in the falling edge of the output waveform, which can cause double triggering of a clock input. The high-to-low transitions for the three manufacturers' devices are shown in figure 11-7. The load dependence of this discontinuity is shown in figure 11-8. The higher the sink current, the longer the time to reach the logic "C" level and the more pronounced the discontinuity appears. The discontinuity occurs about one volt above the logic "O" level. The apparent cause of this discontinuity is that Q20 turns on which turns off the pull-up transistors, so that Q21 and Q22 are off while Q24 is still off. Therefore, the output is pulled low through Q23 so that the output voltage is approximately one volt. When Q24 goes into saturation, the output voltage drops to the V_{sat} of Q24. The higher the sinking current, the longer it takes the base current to saturate Q24, which explains the "tail off" variation observed in figure 11-8. The slight rise in voltage at the one volt level is probably caused by this process: as the load current increases through Q23, its forward voltage increases. Then, as Q24 starts to turn on, load current gets diverted from Q23 into Q24.

Third, a step voltage change at the logic "O" level has been observed as shown in figure 11-9. The variation between manufacturers was quite






Figure 11-5. Astable operation






Figure 11-6. Low to high transition at output



With 300 ohm pullup resistor



Without 300 ohm pull-up resistor





Figure 11-8. Change in high-to-low transition at output due to loading




Monostable Mode

 $R_L = 300$ \sim $V_{cc} = 4.5 \text{ V dc}$ Input

Output

These photos show output logic "0" level change.



 $R_L = 300\Omega$

 $V_{cc} = 4.5 \text{ V dc}$

Input

Output

Figure 11-9. Variation with vendor of Logic "O" step in monostable mode




Figure 11-9 (cont'd). Variation with vendor of logic "O" step in monostable mode

dramatic with 300-ohm loading. At the lighter loads, the size of the voltage step becomes reduced significantly. The exact cause of this phenomenon could not be deduced, and the manufacturers were no help. Figure 11-10 shows the disappearance of the voltage step with no pull-up load resistor.

Fourth, a dependence of discharge time on output loading can be seen in figure 11-11 for one manufacturer's device. This can cause additional timing errors if the output load is varying or if the pulse width is set with one load value and used with another load value.

Fifth, if the RESET input is moved slowly through its reset threshold level, the upper and lower totem pole transistors may be on at the same time, causing excessive power dissipation and possible device failure. This is why the RESET input is not tested with a slowly changing voltage ramp. This seems to occur mostly at high temperatures.

11.4 Table I Parameter Problems

11.4.1 Reset Level

In order to guarantee the reset of the device over the full temperature range, the reset input voltage must be less than 0.1 VDC. This means that the device cannot be reset reliably by a T²L output over the military temperature range. In fact, if a T²L device were used and presented a voltage level close to the reset threshold, device failure could occur, as described in 11.3.5, Device Idiosyncracies.


11.4.2 Timing Accuracy

The accuracy in the monostable mode was lowered from \pm 1.5% of calculated value to \pm 3%. Most vendors did not comment on the originally specified 1.5% even though they all would have experienced a major yield problem.

The accuracy in the astable mode was lowered from \pm 2% of calculated value to \pm 13% and \pm 16% (for charge and discharge times, respectively). The distribution is not centered around the theoretical value for the low speed configuration.

11.4.3 Power Supply Limitations for 556 Dual Timer

The 556 dual timer dissipates more power because it contains two circuits. To avoid excessive dissipation, the designer has set the resistor values slightly higher. This tends to decrease base drive and transistor gain. Thus, the 556 supply level is limited at the lower end to five volts (instead of 4.5 volts) to avoid starving the transistors of base drive and limited at the upper end to 15 volts (instead of 16.5 volts) to avoid excessive power dissipation.



This vendor's device shows dependence on output loading. The output logic "O" step does not occur with no load. The pulse width changes with loading due to an increase in discharge time.





Figure 11-10. Effect of load variation on output logic "O" step.




Monostable Mode

 $R_{T} = 1 K$

 $C_{T} = 0.1 \text{ uF}$

Discharge output (V_c)

The 300-ohm load reduces discharge time. The lower photo shows that, without a load, discharge time can exceed 60 microseconds, and premature retrigger results in short charge time.



Discharge outout (Vc)

Input

Figure 11-11. Load dependence of discharge time

11.5 Table I Changes

A comparison of the table I limits (original dwaft versus final slash sheet) is tabulated in table 11-1. Most of the new limits are based on requests from the manufacturers, especially one manufacturer who actually provided tabulated back-up data for most parameters.

11.5.1 Supply Voltage Changes

The upper end of the supply voltage range for the single timer was lowered from 18V DC to 16.5V DC because the absolute maximum supply level was lowered from 20 to 18. Some margin for variation should be provided to assure device reliability. The 16.5-volt level was chosen because it is 10 percent above the nominal 15-volt supply level. The tighter supply range for the dual timer is discussed in 11.4.3.

11.5.2 Low Level Output Voltage

Besides changing some of the limits on this parameter, a lower level of sinking current was specified to guarantee T^2L compatibility for a specified condition. Also, a 100-microsecond wait before measuring V_{OL} was added to assure no excessive stepping, as described in 11.3.5.1.

11.5.3 Deleted Tests

Two tests were deleted. The Control Voltage Level Test is not necesary because the Threshold Level Test provides some assurance that the control voltage level is correct. The $\Delta V_{TH}/\Delta\,V_{CL}$ Test is really redundant with Threshold Level Tests at various supply voltage levels.

11.5.4 Addition of a Test

The addition of the Propagation Delay Time, Threshold to Output Test was required to provide a more direct control of an error source for timing accuracy. This delay tends to be an order of magnitude higher than the Propagation Delay, Low to High Level Output (Trigger to Output) Tests. The 12-microsecond limit was chosen based on one manufacturer's request and bench testing at room temperature. One manufacturer had indicated that an eight -microsecond limit would be satisfactory, but bench testing indicated it to be a typical value for that manufacturer's device as well as others.

11.6 Test Circuit Changes

11.6.1 Output Load Changes

The output load changes were made for the dynamic tests. In some cases, the no-load condition is the worst case. The sinking of load current can speed the turn-on time of the discharge transistor by providing extra base drive. Therefore, for the astable timing tests, a no-load condition is the worst-case condition. A load-to-ground configuration could have been used, but one manufacturer requested the no-load configuration due to relay driver

TABLE 11-1. Comparison of Table I Electrical Performance Characteristics for MIL-M-38510/109

many in the second		INAL DRAFT			
	Conditions			Limits	
Characteristics	ELECTRICAL	Other	Min	Max	Units
Power Supply Current	$V_{cc} = 4.5 \text{ V dc, or}$ $V_{cc} = 18 \text{ V dc, ou}$	utput low	•	5.0 15.0	mA
Trigger Voltage	V _{cc} = 4.5 V dc	$T_A = -55^{\circ} C$ $T_A = 25^{\circ} C$ $T_A = 125^{\circ} C$	1.30 1.35 1.30	1.70 1.65 1.70	v
	$V_{cc} = 18 \text{ V dc}$	$T_{\Lambda} = -55^{\circ}C$ $T_{\Lambda} = 25^{\circ}C$ $T_{\Lambda} = 125^{\circ}C$	5.70 5.80 5.70	6.30 6.20 6.30	v
Trigger Current	V _{cc} = 13 V dc	$25^{\circ}C \le T_{A} \le 125^{\circ}$ $T_{A} = -55^{\circ}C$	-500 -5000		nΛ
Threshold Voltage	V _{cc} = 4.5 V dc	$T_A = -55$ °C $T_A = 25$ °C $T_A = 125$ °C	2.80 2.90 2.90	3.20 3.10 3.10	V
	$V_{cc} = 13 \text{ V dc}$	$T_A = -55$ °C $T_A = 25$ °C $T_A = 125$ °C	11.75 11.85 11.85	12.25 12.15 12.15	v
Threshold Current	V _{cc} = 18 V dc	25°C ≤T _A ≤ 125°C T _A = -55°C		250 5000	nA
Low Level	$V_{cc} = 4.5 \text{ V dc}$ $I_{sink} = 10 \text{ mA}$	$T_{\Lambda} = -55^{\circ}C$ $25^{\circ}C \leq T_{\Lambda} \leq 125^{\circ}C$	-	.500 .250	v
Output Voltage	$V_{cc} = 4.5 \text{ V dc}$ $I_{sink} = 50 \text{ mA}$	$T_A = -55$ °C 25 °C $\leq T_A \leq 125$ °C	-	2.50	v
	$v_{cc} = 13 \text{ V dc}$ $I_{sink} = 10 \text{ mA}$ $v_{cc} = 13 \text{ V dc}$	$-55^{\circ}C \leq T_{\Lambda} \leq 25^{\circ}C$ $T_{\Lambda} = 125^{\circ}C$	-	.150	v
	$I_{sink} = 50 \text{ mA}$	$-55^{\circ}C \leq T_{A} \leq 24^{\circ}C$ $T_{A} = 125^{\circ}C$.500 .600	v
	$V_{cc} = 18 \text{ V dc},$ $I_{sink} = 100 \text{ mA}$	ALL TEMPS	oost o	2.0	V
			1 1043		

FINAL SPEC						
	CONDITIONS (DEVICE	01/DEVICE 0/2)	Li	mits		
Characteristics	ELECTRICAL	Other	Min	Max	Units	
ower Supply urrent	$v_{cc} = 4.5 \text{ V dc/5 V dc} $ $v_{cc} = 16.5 \text{V dc/15V dc} $	lc, output low	-	5.0/10.0 20/30	mA	
rigger oltage	$V_{cc} = 4.5 \text{ Vdc/5Vdc}$	$T_A = -55^{\circ}C$ $T_A = 25^{\circ}C$ $T_A = 125^{\circ}C$ $T_A = -55^{\circ}C$	1.15/1.30 1.30/1.45 1.30/1.45	1.80/1.95 1.80/1.95 2.10/2.25	V	
	$V_{cc} = 16.5 \text{Vdc}/15 \text{Vdc}$	$T_A = -55$ °C $T_A = 25$ °C $T_A = 125$ °C	5.00/4.50 5.20/4.70 5.20/4.70		٧	
rigger urrent	$V_{cc} = 16.5 \text{Vdc}/15 \text{Vdc}$	ALL TEMPS	-5000	-	nA	
hreshold oltage	$V_{cc} = 4.5 Vdc/5 Vdc$	$T_A = -55^{\circ}C$ $T_A = 25^{\circ}C$ $T_A = 125^{\circ}C$	2.60/2.95 2.70/3.05 2.60/2.95	3.40/3.75 3.30/3.65 3.40/3.75	v	
	v _{cc} = 16.5Vdc/15Vdc	$T_A = -55$ °C $T_A = 25$ °C $T_A = 125$ °C	10.6/9.6 10.7/9.7 10.6/9.6	11.4/10.4 11.3/10.3 11.4/10.4	V	
hreshold urrent	V _{cc} = 16.5Vdc/15Vdc	$25^{\circ}\text{C} \stackrel{\checkmark}{=} \text{T}_{A} \stackrel{\checkmark}{=} 125^{\circ}\text{C}$ $\text{T}_{A} = -55^{\circ}\text{C}$	-	250 2500	nA	
ow evel	$V_{cc} = 4.5 \text{Vdc}/5 \text{Vdc}$ $I_{sink} = 5 \text{ mA}$	$T_A = 25$ °C $T_A = -55$ °C,125° $T_A = -55$ °C	-	.250 .350	٧	
utput oltage	$\frac{I_{sink} = 50 \text{ mA}}{V_{cc} = 16.5 \text{Vdc}/15 \text{Vdc}}$ $I_{sink} = 10 \text{ mA}$	$25^{\circ}C \stackrel{?}{\sim} T_{\Lambda} \stackrel{?}{\sim} 125^{\circ}C$ $55^{\circ}C \stackrel{?}{\sim} T_{\Lambda} \stackrel{?}{\sim} 25^{\circ}C$ $T_{\Delta} = 125^{\circ}C$	-	2.60 2.20 .150 .250	V	
	$V_{cc} = 16.5 \text{Vdc}/15 \text{Vdc}$	$55^{\circ}C \cdot T_A \cdot 25^{\circ}C$ $T_A = 125^{\circ}C$.500 .700	V	
	Vcc = 16.5Vdc/15Vdc- Isink = 100 m/	$55^{\circ}C \leftarrow T_{A} = 25^{\circ}C$ $T_{A} = 125^{\circ}C$	-	2.20 2.80	v	

TABLE 11-1 (cont'd). Comparison of Table I Electrical Performance Characteristics for MIL-M-38510/109

	ORIGIN	NAL DRAFT			
	Condition	ons	Limits		
Characteristics	ELECTRICAL	Other	Min	Max	Units
High Level Output	$V_{cc} = 4.5 \text{ V dc}$ $I_{source} = -100 \text{ mA}$	$T_A = -55^{\circ}C$ $T_A = 25^{\circ}C$ $T_A = 125^{\circ}C$	2.4 2.6 2.8	-	V
Voltage	$V_{cc} = 18 \text{ V dc}$ $I_{source} = -100 \text{ mA}$	$T_A = -55$ °C $T_A = 25$ °C $T_A = 125$ °C	16.0 16.1 16.2	-	V
Discharge Transistor Leakage Current	V _{cc} = 18 v dc	$55^{\circ}C \leq T_A \leq 25^{\circ}C$ $T_A = 125^{\circ}C$	-	100 3000	nA
Discharge Transistor Saturation Voltage	$V_{cc} = 18 \text{ V dc}$ $I_D = 100 \text{ mA}$	$55^{\circ}C \leftarrow T_A \leftarrow 25^{\circ}C$ $T_A = 125^{\circ}C$	-	1.2	V
Control Voltage Level	V _{cc} = 4.5 V dc, V _{OL} & V _{OH} V _{cc} = 18 V dc, V _{OL} & V _{OH}	ALL TEMPS	2.85	3.15	V
Reset Voltage	$V_{cc} = 18 \text{ V dc}$	ALL TEMPS	0.4	1.0	V
Reset Current	$V_{cc} = 18 \text{ V dc},$ $V_{OL}, V_{R} = \text{OV}$	ALL TEMPS	-0.75	0	mA
△V _{TH} △V _{CL}	V _{cc} = 18 V dc ΔV _{CL} = 3V (from 12V to 15V)	ALL TEMPS	0.95	1.05	

Condition	ons	Lim	its		
ELECTRICAL	Other	Min	Max	Units	
$V_{cc} = 4.5Vdc/5Vdc$ $I_{source} = -100 \text{ mA}$	$T_A = -55^{\circ}C$ $25^{\circ}C \le T_A \le 125^{\circ}C$	2.2/2.7	-	ν	
V _{cc} = 16.5Vdc/15Vdc I _{source} = -100 mA	$T_{\Lambda} = -55^{\circ}C$ $25^{\circ}C \leq T_{\Lambda} \leq 125^{\circ}C$	14.0/12.5 14.6/13.1	-	v	
v _{cc} = 16.5vdc/15vdc	-55°C ≠ T _A ≤ 25°C T _A = 125°C	-	100 3000	nA	
$V_{cc} = 16.5 \text{Vdc} / 15 \text{Vdc}$ $I_D = 100 \text{ mA}$	$-55^{\circ}C = T_A = 25^{\circ}C$ $T_A = 125^{\circ}C$	-	1.6	V	
DELFTED			-	V	
$v_{cc} = 16.5 \text{vdc}/15 \text{vdc}$	ALL TFMPS	0.1	1.3	v	
$v_{cc} = 16.5 \text{Vdc}/15 \text{Vdc}$	ALL TEMPS	-1.6	0	Αm	
DELETEN					
	Condition ELECTRICAL V _{cc} = 4.5 V dc/5 V dc I source -100 mA V _{cc} = 16.5 V dc/15 V dc I source -100 mA V _{cc} = 16.5 V dc/15 V dc I b DELFTED V _{cc} = 16.5 V dc/15 V dc DELETED DELETED DELETED DELETED DELETED DELETED DELETED	V _{cc} = 4.5Vdc/5Vdc I _{source} = -100 mA V _{cc} = 16.5Vdc/15Vdc I _{source} = -100 mA V _{cc} = 16.5Vdc/15Vdc I _{source} = -100 mA V _{cc} = 16.5Vdc/15Vdc I _{source} = -100 mA V _{cc} = 16.5Vdc/15Vdc I _{source} = -100 mA V _{cc} = 16.5Vdc/15Vdc I _{source} = -100 mA V _{cc} = 16.5Vdc/15Vdc I _{source} = -100 mA V _{cc} = 16.5Vdc/15Vdc I _{source} = -100 mA V _{cc} = 16.5Vdc/15Vdc I _{source} = -100 mA V _{cc} = 16.5Vdc/15Vdc ALL TFMPS V _{cc} = 16.5Vdc/15Vdc ALL TEMPS	ELECTRICAL Other Min V _{cc} = 4.5Vdc/5Vdc I _{source} = -100 m ^A V _{cc} = 16.5Vdc/15Vdc I _{source} = -100 m ^A V _{cc} = 16.5Vdc/15Vdc I _{source} = -100 m ^A T _A = -55°C 2.2/2.7 2.6/3.1 V _{cc} = 16.5Vdc/15Vdc I _{source} = -100 m ^A C _C = 16.5Vdc/15Vdc I _{Source} = -100 m ^A C _C = 16.5Vdc/15Vdc I _D = 125°C DELFTED V _C = 16.5Vdc/15Vdc I _D = 125°C DELFTED DELFTED DELETED DELETED DELETED DELETED DELETED	Conditions ELECTRICAL Other Min Max $V_{cc} = 4.5 \text{Vdc/5Vdc}$ $I_{source} = -100 \text{ mA}$ $V_{cc} = 16.5 \text{Vdc/15Vdc}$ $I_{source} = -100 \text{ mA}$ $V_{cc} = 16.5 \text{Vdc/15Vdc}$ $I_{source} = -100 \text{ mA}$ $V_{cc} = 16.5 \text{Vdc/15Vdc}$ $I_{source} = -100 \text{ mA}$ $V_{cc} = 16.5 \text{Vdc/15Vdc}$ $I_{source} = -100 \text{ mA}$ $V_{cc} = 16.5 \text{Vdc/15Vdc}$ $I_{source} = -100 \text{ mA}$ $V_{cc} = 16.5 \text{Vdc/15Vdc}$ $I_{source} = -100 \text{ mA}$ $V_{cc} = 16.5 \text{Vdc/15Vdc}$ $I_{source} = -100 \text{ mA}$ $V_{cc} = 16.5 \text{Vdc/15Vdc}$ $I_{source} = -100 \text{ mA}$ $V_{cc} = 16.5 \text{Vdc/15Vdc}$ $I_{source} = -100 \text{ mA}$ $V_{cc} = 16.5 \text{Vdc/15Vdc}$ $I_{source} = -100 \text{ mA}$ $V_{cc} = 16.5 \text{Vdc/15Vdc}$ $I_{source} = -100 \text{ mA}$ $V_{cc} = 16.5 \text{Vdc/15Vdc}$ $I_{source} = -100 \text{ mA}$ $V_{cc} = 16.5 \text{Vdc/15Vdc}$ $I_{source} = -100 \text{ mA}$ $V_{cc} = 16.5 \text{Vdc/15Vdc}$ $I_{source} = -100 \text{ mA}$ $I_$	

TABLE 11.1 (cont'd). Comparison of Table I Electrical Performance Characteristics for MIL-M-38510/109

ORIGINAL DRAFT					
	Conditio	ns	Lim	its	
Characteristics	ELECTRICAL	Other	Min	Max	Units
Propagation Delay Time, Low To High Level Output	4.5 $Vdc \le V_{CC} \le 18Vdc$ $R_T = 1K\Lambda$, $C_T = 0.1uf$	-55°C≤T _A ≤25°C T _A = 125°C	-	250 350	ns
Fransition Time, Low to High Level Output	4.5 $Vdc \le V_{CC} \le 18Vdc$ $R_T = 1K.\Lambda, C_T = 0.1uf$	$-55^{\circ}C \le T_{A} \le 25^{\circ}C$ $T_{A} = 125^{\circ}C$	-	150 200	ns
Transition Time, High to Low Level Output	4.5 $Vdc \le V_{cc} \le 18Vdc$ $R_T = 1k \Omega$, $C_T = 0.1uf$	$-55^{\circ}C \leq T_{A} \leq 25^{\circ}C$ $T_{A} = 125^{\circ}C$	-	150 200	ns
Time Delay Output High	$4.5 \text{Vdc} \leq \text{V}_{\text{cc}} \leq 18 \text{Vdc}$ $R_T = 1 \text{k.h.}, C_T = 0.1 \text{uf}$	ALL TEMPS	108.25	111.75	us
(Monostable)	Sames as above except $R_T = 1 \text{ M}\Omega$	ALL TEMPS	108.25	111.75	ms
Drift in Time Delay	$\Delta V_{cc}=13.5V$, $R_T=1K\Omega$ $C_T=0.1$ uf	$T_A = 25^{\circ}C$	-	100	ns/V
Propagation Delay Time, Threshold to Dutput	NOT TESTED	6731399033			
TEMP Coefficient of Time Delay (Monostable)	V _{cc} = 18Vdc R _T = 1KΛ, CT=0.1μf	-55°C≤T _A ≤25°C 25°C≤T _A ≤125°C	-8.0 -8.0	0	ns/°C
Capacitor Charge Time	$4.5 \text{Vdc} \le \text{V}_{\text{cc}} \le 18 \text{Vdc}$, $R_{\text{TA}} = R_{\text{TB}} = 1 \text{K}, C_{\text{T}} = 0.1$ Same as above excep	ALL TEMPS	136.0	141.2	us
(Astable)	Same as above excep $R_{TA} = R_{TB} = 100 \text{K} \Omega$	ALL TEMPS	13.60	14.12	ms
Capacitor Discharge Time (Astable)	4.5 $Vdc \le V_{cc} \le 18Vdc$, $R_{TA} = R_{TB} = 1K\Omega$, $C_{T} = 0.1$	ALL TEMPS	68.0	70.6	us
	Same as above excep	ALL TEMPS	6.80	7.06	ms

	FINAL SPEC				
Characteristics	Conditions		Limits		
	ELECTRICAL	Other	Min	Max	Units
Propagation Delay Time, Low To High Level Output	4.5Vdc \leq V _{cc} \leq 16.5Vdc for device 01 5Vdc \leq V _{cc} \leq 15Vdc for device 02 R _T = 1KΩ, C _T =0.1uf	-55°C≤T _A ≤ 25°C T _A = 125°C	-	800 900	ns
Transition Time, Low to High Level Output	4.5Vdc≤ V_{cc} ≤16.5Vdc For Device 01 5Vdc≤ V_{cc} ≤15Vdc For Device 02, R_{T} = 1K Ω , C_{T} =0.1	ALL TEMPS	-	300	ns
Transition Time, High to Low Level Output	4.5Vdc ≤ V_{cc} ≤ 16.5Vdc For Device 01 5Vdc ≤ V_{cc} ≤ 15Vdc For Device 02 $R_T = 1K.\Lambda$, C_T =0.1uf	ALL TEMPS	-	300	ns
Time Delay	Same as above	ALL TEMPS	106.7	113.3	us
Output High (Monostable)	Same as above except R _T = 100K \(\int \)	ALL TEMPS	10.67	11.33	ms
Drift in Time Delay vs. Supply Voltage	$\Delta V_{cc} = 12V/10V,$ $R_{T} = 1K\Omega, C_{T} = 0.1$	T _A = 25°C	4.	220	ns/V
Propagation Delay Time, Threshold to Output	$4.5 \text{Vdc} \leq \text{V}_{cc} \leq 16.5 \text{Vdc}$ $5 \text{Vdc} \leq \text{V}_{cc} \leq 15 \text{Vdc}$ $R_T = 1 \text{K} \Omega$	ALL TEMPS	•	12.0	us
TEMP Coefficient of Time Delay (Monostable)	$V_{cc} = 16.5 \text{Vdc}/15 \text{Vdc}$ $R_{T} = 1 \text{K} \Omega$, $C_{T} = 0.1 \text{uf}$	-55°C≤T _A ≤25°C 25°C≤T _A ≤125°C	-11 -11	0	ns/°C
Capacitor Charge Time (Astable)	4.5Vdc/5Vdc \leq V _{cc} \leq 16.5Vdc/15Vdc, R _{TA} =R _{TB} =1K \int L, C _T =0.1 uf	ALL TEMPS	120	156	us
	Same as above except RTA = RTB = 100K \(\omega\)	ALL TEMPS	11.3	15.0	ms
Capacitor Discharge Time (Astable)	4.5Vdc/5Vdc \leq V _{cc} \leq 16.5Vdc/15Vdc, R_{TA} = R_{TB} = 1K Ω , C_{T} =0.1	ALL TEMPS	57.5	80	us
	Same as above except $R_{TA} = R_{TB} = 100 \text{K} \Omega$	ALL TEMPS	5.4	7.7	ms

TABLE 11.1 (cont'd). Comparison of Table I Electrical Performance Characteristics for MIL-M-38510/109

ORIGINA Conditio ELECTRICAL		Lin	nits	
		Lin	nits	
ELECTRICAL	Othor	Limits		
	Other	Min	Max	Units
$\triangle V_{cc} = 13.5V \text{ dc}$ $R_{TA} = R_{TB} = 1 \text{ K.I.}, C_{T} = 0.1$	T _A = 25°C	•	250	ns/V
$V_{cc} = 18V \text{ dc}$ $R_{TA} = R_{TB} = 1K \Omega$, $C_{T} = 0.1$				ns/°C
V _{cc} = 18Vdc	-55°C≤T _A ≤25°C T _A = 125°C	:	250 350	ns
4.5Vdc \leq V \leq 18Vdc $R_T = 1K \Omega$, $C_T = 0.1 \mu f$	T _A = 25°C	-0.1	+0.1	us
$V_{cc} = 18Vdc$ $R_{T} = 1K\Omega, O_{T} = 0.1\mu f$	-55°C≤T _A ≤25°C 25°C≤T _A ≤125°C	-2.0 -2.0	+2.0 +2.0	ns/°C
$\Delta V_{CC} = 13.5V$ $R_{T} = 1K \Omega$ $C_{T} = 0.1 \text{ uf}$	T _A = 25°C	-5.0	+5.0	ns/V
08607 0.18				
	925 (ARE) (A. # Extension 24			
25,35,465				
			- and T	
	$R_{TA} = R_{TB} = 1 \text{K.} \Omega$, $C_{T} = 0.1$ $V_{cc} = 18 \text{V dc}$ $R_{TA} = R_{TB} = 1 \text{K.} \Omega$, $C_{T} = 0.1$ $V_{cc} = 18 \text{V dc}$ $V_{cc} = 18 \text{V dc}$ $R_{T} = 1 \text{K.} \Omega$, $C_{T} = 0.1 \text{µf}$ $V_{cc} = 18 \text{V dc}$ $R_{T} = 1 \text{K.} \Omega$, $C_{T} = 0.1 \text{µf}$	$R_{TA} = R_{TB} = 1 \text{ K.} \Omega$, $C_{T} = 0.1$ $V_{cc} = 18 \text{ V dc}$ $R_{TA} = R_{TB} = 1 \text{ K.} \Omega$, $C_{T} = 0.1$ $V_{cc} = 18 \text{ V dc}$ $V_{cc} = 18 \text{ V dc}$ $V_{cc} = 18 \text{ V dc}$ $R_{T} = 1 \text{ K.} \Omega$, $C_{T} = 0.1 \text{ Mf}$ $V_{cc} = 18 \text{ V dc}$ $R_{T} = 1 \text{ K.} \Omega$, $C_{T} = 0.1 \text{ Mf}$ $V_{cc} = 18 \text{ V dc}$ $R_{T} = 1 \text{ K.} \Omega$, $C_{T} = 0.1 \text{ Mf}$ $A_{CT} = 1 \text{ V.} \Omega$ $A_{CT} = 0.1 \text{ Uf}$ $A_{CT} = 0.1 \text{ Uf}$ $A_{CT} = 0.1 \text{ Uf}$	$R_{TA} = R_{TB} = 1 \text{K} \Omega$, $C_{T} = 0.1$ $V_{cc} = 18 \text{V dc}$ $R_{TA} = R_{TB} = 1 \text{K} \Omega$, $C_{T} = 0.1$ $V_{cc} = 18 \text{V dc}$ $V_{cc} = 13.5 \text{V}$ $V_{cc} = 18 \text{V dc}$ $V_{cc} = 13.5 \text{V}$ $V_$	$R_{TA} = R_{TB} = 1 \text{ K.} \Omega$, $C_{T} = 0.1$ $V_{cc} = 18 \text{ V dc}$ $R_{TA} = R_{TB} = 1 \text{ K.} \Omega$, $C_{T} = 0.1$ $V_{cc} = 18 \text{ V dc}$ $V_{cc} = 13.5 $

	FINAL SPEC				8 3 14
Characteristics	Conditions		Limits		
	ELECTRICAL	Other	Min	Max	Units
Charge Time vs. Supply Voltage	$\triangle V_{CC} = 12V/10V$ $R_{TA} = R_{TB} = 1K\Omega$, $C_{T} = 0.1$	T _A = 25°C	•	820	ns/V
Temp Coefficient of Capacitor Charge Time (Astable)	V _{cc} = 16.5Vdc/15Vdc R _{TA} =R _{TB} =1K. , C _T =0.1	-55°C ≤ T _A ≤ 25°C 25°C ≤ T _A ≤ 125°C	-68 -68	0	ns/°C
Reset Time	$V_{cc} = 16.5 \text{Vdc}/15 \text{Vdc}$	-55°C - T - 25°C T _A = 125°C		1500 2000	ns
Matching Time Delay Output High (Mono)	$5Vdc \le V_{cc} \le 15Vdc$ $R_T = 1K\Omega$, $C_T=0.1uf$	T _A = 25°C	-1.1	+1.1	u\$
Matching Temp Coefficient of Time Delay	$V_{cc} = 15 \text{ Vdc}$ $R_T = 1 \text{K} \Omega$, $C_T = 0.1 \text{uf}$	-55°C ± T _A = 25°C 25°C ± T _A = 125°C	-20 -20	+20 +20	ns/°C
Matching Drift In Time Delay vs. Supply Voltage	$\triangle V_{cc} = 10V$ $R_{T} = 1K \Omega$ $C_{T} = 0.1uf$	T _A = 25°C	-110	+110	ns/V
				nal en 1	2,8 1
	3400 1400 1400 1400 1400 1400 1400 1400	engaetr, valor Greatgearen Greatgearen			
	e exercises face-o	sta junios por galica	a bea		
	a f siddl speller e			. estats	

limitations of his automatic tester.

11.6.2 Monostable Mode - Charging Resistors (RT)

The original draft used a one-megohm charging resistor. For the maximum leakage current of three microamperes at 125°C and for the low supply voltage as the capacitor voltage approaches the threshold level, the voltage across the charging resistor approaches 1.5 volts, so that the charging current approaches 1.5 microamperes. Therefore, the device would not operate if its leakage was near the maximum allowed. Even much smaller leakages would degrade accuracy significantly. The one-megohm resistor was changed to 100 K ohms to avoid this problem.

11.6.3 Adapter Test Circuit

The static, monostable and astable test circuits were all combined into one Adapter Test Circuit to reflect the automatic tester configuration more closely.

11.7 Burn-in Test Circuits

No changes to the burn-in circuits were made because there were no comments on those in the original draft.

11.8 Other Specification Changes

11.8.1 Addition of a mini-DIP package

An eight-lead dual-in-line package was added to the <u>Case Outline</u> and <u>Power and thermal characteristics</u> sections as well as figures 1 and 2.

11.8.2 Table II Changes

The following dynamic tests were excluded from 100 percent tests to avoid any requirement for manual tests:

Propagation Delay, High to Low Output Propagation Delay, Threshold to Output Transition Time, High to Low Output Transition Time, Low to High Output Reset Time

For the group C and D end point, electrical parameters subgroup 1 tests were added to the class B devices.

11.8.3 Table IV Changes

Most of the changes in this table reflect table I changes. The only significant change was the delta limit on I_{CEX} which was increased from ± 10 nanoamperes to ± 50 nanoamperes due to repeatability of the automatic tester when measuring a 100-nanoampere current level.

11.8.4 Schematic Diagram of Timer

Circuit A was not changed from that specified in the original draft. However, the "old" version of this circuit which may still be made by some manufacturers, which has the collector of Q10 tied to collector of Q11 instead of ground, exhibits a "no start" failure in the astable mode. The problem is apparently due to the trigger level being very close to zero volts which prevents the base of Q15 from going more than a few tenths of a volt above ground. Thus, Q15 cannot turn on. In any case, the circuit A schematic cannot exhibit this problem.

The circuit B schematic of the original draft was completely deleted from this specification because it does not conform to the operation of all other manufacturers. The manufacturer of this device was advised of this change in the specification and indicated no apprehension. (That manufacturer is of the opinion that the 555/556 timer should not be used in high-reliability systems over the military temperature range.)

The new circuit B schematic is just like circuit A except Q26 and Q27 are used to sink current to ground in the trigger comparator. Q26 operates from saturation with the trigger high to class A with the trigger low. This configuration seems to improve the speed of the device. Bench tests of these devices indicate a generally superior performance to the circuit A configuration.

11.8.5 Addition of Truth Table

The device truth table was added to specify device operation for both manufacturers and users as to what response is expected for all possible input conditions. The device response to one combination of inputs with $V_{\rm CC}$ less than 10V DC varies depending on the manufacturer, but since this is not a normal input state, a simple identification of this variation was considered sufficient.

11.9 Discussion

11.9.1 Potential Problem Areas

The 555 and 556 timers were originally designed to satisfy a commercial marketing need for a low cost versatile one-shot or astable multivibrator. The device application should be very carefully evaluated before being used over the full military temperature range. Some of the main potential problem areas uncovered are summarized as follows:

- (1) Lack of T²L compatibility of the RESET input over full temperature range.
- (2) Possible catastrophic failure of the device when a marginal reset level is presented at the RESET input.

- (3) Possible double triggering of clock inputs due to output waveform inconsistencies under heavy load conditions.
- (4) Dependence of pull-up resistor loading on timing accuracy due to discharge transistor getting base drive from sinking load current.
- (5) Excessive leakage current can cause the significant timing accuracy degradation or inoperability with low charging current levels.

11.10 Recommendations for Future Effort

11.10.1 Addition of Special Application Notes

It is strongly suggested that a special application notes section be added to the specification to alert the user to the potential problem areas cited in 11.9.1

11.10.2 Addition of Another Time to the Specification

Because of all the potential problem areas associated with this device, it is further suggested that another timer be added to the specification to provide the user with an alternate device of hopefully higher quality.

MISSION

Of

Rome Air Development Center

RADC plans and conducts research, exploratory and advanced development programs in command, control, and communications (c³) activities, and in the C³ areas of information sciences and intelligence. The principal technical mission areas are communications, electromagnetic guidance and control, surveillance of ground and aerospace objects, intelligence data collection and handling, information system technology, ionospheric propagation, solid state sciences, microwave physics and electronic reliability, maintainability and compatibility.

CONTRACTOR SOURCES CONTRACTOR SOURCES CONTRACTOR SOURCES

